1

Vlsi Design Engineer Intern Jobs in Wisconsin (NOW HIRING)

The Software Engineer Intern is responsible for implementing and supporting the software team ... software solutions, software design, software development and debugging, software maintenance ...

Mechanical Engineer Intern

Green Bay, WI · On-site

$18.25 - $24.50/hr

These industry leaders offer trusted brands and innovative technologies in the design, manufacture ... The Engineering Intern Program is available to all qualified students enrolled in a college ...

Codeworks, an LRS company, is seeking a Software Engineering Intern for an intern opportunity ... and design patterns Strong analytical and problemsolving skills Enrollment in a bachelor'slevel ...

Codeworks, an LRS company, is seeking a Software Enginner for a contract/intern opportunity. Join a ... Familiarity with objectoriented programming and common design patterns. Analytical and ...

Codeworks, an LRS company, is seeking a Software Enginner for a contract/intern opportunity. Join a ... Familiarity with object-oriented programming and common design patterns. * Analytical and problem ...

Codeworks, an LRS company, is seeking a Software Enginner for a contract/intern opportunity. Join a ... Familiarity with object-oriented programming and common design patterns. * Analytical and problem ...

Production Engineering Intern

Morse, WI · On-site

$17 - $22.25/hr

Production Engineer Intern Fairbanks Morse Defense is seeking highly motivated Interns to join our ... Execution of engineering change orders with use of CAD modeling software. * Standardizing process ...

Controls Engineer Intern - Summer 2026

Waukesha, WI · On-site

$16.75 - $21.75/hr

TechniBlend is hiring a Controls Engineering Intern to work alongside our Controls Engineering team ... Interest in electromechanical systems, electronic testing, and design * Familiarity with PLC ...

next page

Showing results 1-20

Vlsi Design Engineer Intern information

What are the key skills and qualifications needed to thrive as a VLSI Design Engineer Intern, and why are they important?

To thrive as a VLSI Design Engineer Intern, a strong foundation in digital electronics, basic circuit design, and VHDL or Verilog programming—often supported by relevant coursework or a degree in electrical or electronics engineering—is essential. Familiarity with industry-standard EDA tools such as Cadence, Synopsys, or Mentor Graphics, along with knowledge of ASIC/FPGA design flows, is typically required. Attention to detail, analytical thinking, and effective communication skills help interns collaborate and solve complex technical problems. These capabilities are crucial for delivering reliable, optimized chip designs and for succeeding in fast-paced, innovation-driven engineering environments.

What types of projects and tasks can I expect to work on as a VLSI Design Engineer Intern?

As a VLSI Design Engineer Intern, you'll typically be involved in hands-on tasks such as designing digital or analog circuit blocks, verifying circuits using simulation tools, and assisting in layout design. You may also support senior engineers in debugging and optimizing designs for performance and power efficiency. Interns often collaborate closely with cross-functional teams, including verification, testing, and software engineers, gaining exposure to the full chip development lifecycle. This experience helps build a strong foundation for future roles in semiconductor design.

What does a VLSI Design Engineer Intern do?

A VLSI (Very Large Scale Integration) Design Engineer Intern assists in the design, development, and verification of integrated circuits, such as microprocessors or memory chips. Their tasks typically include schematic design, simulation, layout, and testing of semiconductor devices. Interns work closely with senior engineers to learn industry tools and methodologies, contributing to real-world projects while gaining hands-on experience. This role is ideal for students or recent graduates in electrical or electronics engineering looking to start a career in semiconductor design.

What is the difference between Vlsi Design Engineer Intern vs Vlsi Design Engineer?

AspectVlsi Design Engineer InternVlsi Design Engineer
QualificationsTypically pursuing or recently completed a bachelor's or master's in Electrical Engineering or related fieldBachelor's or master's degree in Electrical Engineering, VLSI Design, or related field; often requires some experience
Work EnvironmentInternship programs, entry-level projects, supervised tasksFull-time professional role, responsible for designing and testing VLSI circuits
ResponsibilitiesAssisting in design, simulation, and verification tasks under supervisionLeading design projects, implementing complex circuits, and collaborating with teams

In summary, a Vlsi Design Engineer Intern is an entry-level position focused on learning and assisting with VLSI design tasks, while a Vlsi Design Engineer is a full-time professional responsible for designing and managing VLSI projects with greater independence and expertise.

What are popular job titles related to Vlsi Design Engineer Intern jobs in Wisconsin? For Vlsi Design Engineer Intern jobs in Wisconsin, the most frequently searched job titles are:
What cities in Wisconsin are hiring for Vlsi Design Engineer Intern jobs? Cities in Wisconsin with the most Vlsi Design Engineer Intern job openings:
VLSI Design Verification Manager - Slingshot ASIC Team

VLSI Design Verification Manager - Slingshot ASIC Team

Hewlett Packard Enterprise

Chippewa Falls, WI

Full-time

Posted 14 days ago


Hewlett Packard Enterprise rating

8.3

Company rating: 8.3 out of 10

Based on 23 frontline employees who took The Breakroom Quiz

30th of 137 rated electronics manufacturers


Job description

VLSI Design Verification Manager - Slingshot ASIC TeamThis role has been designed as ''Onsite' with an expectation that you will primarily work from an HPE office.

Who We Are:

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today's complex world.Our culture thrives onfinding new and better ways to accelerate what's next.We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs.We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you.Open up opportunities with HPE.

Job Description:

Job Description
Hewlett Packard Enterprise is seeking aVLSI Design Verification Managerto lead design verification forSlingshot networking ASICs, the highperformance interconnect used in HPE's flagship HPC and AI supercomputers. HPE Slingshot is a modern, Ethernetbased interconnect purposebuilt for largescale HPC and AI clusters, delivering industryleading bandwidth, low latency, adaptive routing and scalability for demanding workloads. In this role, you will lead a team of design verification engineers responsible for ensuring functional correctness and quality of complex networking ASICs used in NIC and switch products. You will own verification methodology, execution quality, and signoff readiness, while growing and mentoring engineers across a range of experience levels.
This role manages a team of approximately8-15 engineers(TCP01-TCP05)and sits at the intersection of deep technical leadership, people development, and program execution.

Responsibilities

  • Provide leadership and direction for a team responsible for all phases ofpresilicon design verification, including verification planning, testbench development, coverage closure, regression management, and signoff reviews.
  • Define, own, and evolvedesign verification methodology, ensuring consistent, highquality verification practices across block, subsystem, and fullchip scopes.
  • Ensure development of robustSystemVerilog/UVMbased environments, including stimulus, scoreboards, checkers, assertions, and functional coverage.
  • Drive regression health, failure triage, rootcause isolation, and closure of design issues in close collaboration with logic design and architecture teams.
  • Manage project deliverables, schedules, and staffing to meet program milestones and quality goals.
  • Recruit, mentor, and develop engineers; set performance expectations and support career growth across junior through senior levels.
  • Identify and drive opportunities for process improvement, reuse, automation, and efficiency in verification workflows.
  • Communicate verification status, risks, and readiness clearly to management and crossfunctional partners.
Education and Experience Required
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent.
  • Typically10+ years of experience in VLSI design verification, with strong handson background in presilicon DV.
Required Knowledge and Skills
  • Strong understanding ofSystemVerilog and UVMbased verification methodologies.
  • Demonstratedtechnical leadershipin design verification. (e.g., DV technical lead, block or project verification owner)
  • Ability to lead engineers through influence, technical credibility, mentorship, and clear communication.
  • Experience with verification planning, coveragedriven verification, regression management, and signoff readiness.
  • Proficiency with DV workflows using industry EDA simulation tools.
  • Strong analytical and problemsolving skills.
  • Excellent written and verbal communication skills.
  • Ability to operate effectively in a multisite, crossfunctional engineering environment.
Preferred Knowledge and Skills
  • Previous peoplemanagement experience, including hiring, coaching, and performance management.
  • Direct experience withSynopsys VCSlargescale regression execution, triage workflows, and performance/throughput optimization.
  • Familiarity with GitHub Enterprise Cloud development workflows and AI tools is a plus.
  • Familiarity with highperformance networking, Ethernet, SERDES, PCIe, or HPC/AI systems is a plus.
  • Experience improving verification efficiency through automation, reuse, or methodology refinement.

What We Can Offer You:

Health & Wellbeing

We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.

Personal & Professional Development

We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have - whether you want to become a knowledge expert in your field or apply your skills to another division.

Unconditional Inclusion

We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.

Let's Stay Connected:

Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.

#unitedstates

Job:

Engineering

Job Level:

Manager_1"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.
- United States of America: Annual Salary USD 142,000 - 270,000 in Colorado // 135,000 - 310,500 in Minnesota & Wisconsin
The listed salary range reflects base salary. Variable incentives may also be offered."

Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html

The estimated job application period closure is May 15 2026; this timeline is provided for transparency and internal planning purposes.

HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.

Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.

HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.

No Fees Notice & Recruitment Fraud Disclaimer

It has come to HPE's attention that there has been an increase in recruitment fraud whereby scammer impersonate HPE or HPE-authorized recruiting agencies and offer fake employment opportunities to candidates. These scammers often seek to obtain personal information or money from candidates.

Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendorswill never charge any candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process.The credentials of any hiring agency that claims to be working with HPE for recruitment of talent should be verified by candidates and candidates shall be solely responsible to conduct such verification. Any candidate/individual who relies on the erroneous representations made by fraudulent employment agencies does so at their own risk, and HPE disclaims liability for any damages or claims that may result from any such communication.


What Hewlett Packard Enterprise employees say

Pay

Hours and flexibility

Workplace

Get the full story on Breakroom