1

Temporary Asic Rtl Design Engineer Jobs in Grapevine, TX

ASIC Design Engineer This role focuses on front-end RTL design for advanced image and video ... If eligible, the benefits available for this temporary role may include the following: • Medical ...

RTL Design Engineer Location: Santa Clara, CA/Remote Minimum 10 years of strong experience in Digital design at RTL level using Verilog/System Verilog Experience in developing micro architectural ...

We're seeking engineers who are energized by working on cutting-edge ASIC design and distributed ... Implement RTL designs using Verilog/System Verilog for high-speed data paths and packet processing ...

Lead ASIC DFT Engineer Location: Remote, (Onsite) Duration: Contract Year of Exp: 8+ yrs to 15 yrs ... Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ...

... Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for ... Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ...

Design Verification Engineer

Plano, TX · On-site

$130K - $158K/yr

and other details - We are seeking an ASIC Design Verification Engineer whose role will be to ... RTL design, DFT, firmware, physical design, and silicon validation engineers. This is a hands-on ...

Lead ASIC DFT Engineer Location: Remote, (Onsite) Duration: Contract Year of Exp: 8+ yrs to 15 yrs ... Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ...

Digital IC Design Engineer

Dallas, TX · On-site

$123K/yr

As a Digital Design Engineer, you will work across the full digital design cycle - from architecture definition and RTL design through functional verification, synthesis, timing closure, and silicon ...

As a Digital Design Engineer, you will work across the full digital design cycle - from architecture definition and RTL design through functional verification, synthesis, timing closure, and silicon ...

next page

Showing results 1-20

Temporary Asic Rtl Design Engineer information

See Grapevine, TX salary details

$86.8K

$138.8K

$186.6K

How much do temporary asic rtl design engineer jobs pay per year?

As of Jul 13, 2026, the average yearly pay for temporary asic rtl design engineer in Grapevine, TX is $138,763.00, according to ZipRecruiter salary data. Most workers in this role earn between $121,500.00 and $166,300.00 per year, depending on experience, location, and employer.

What is the difference between Temporary Asic Rtl Design Engineer vs Temporary FPGA Design Engineer?

AspectTemporary Asic Rtl Design EngineerTemporary FPGA Design Engineer
Primary FocusDesigning RTL code for ASIC chipsDesigning FPGA logic and configurations
Skills & CertificationsVerilog/VHDL, ASIC design flow, simulation toolsVerilog/VHDL, FPGA development tools, synthesis
Work EnvironmentSemiconductor companies, ASIC design teamsFPGA development labs, prototyping environments
Industry UsageUsed in high-volume chip manufacturingUsed for prototyping, testing, and low-volume products

Both roles involve RTL design using Verilog or VHDL, but the Temporary Asic Rtl Design Engineer focuses on ASIC chip development, while the Temporary FPGA Design Engineer specializes in FPGA-based prototyping and testing. The choice depends on whether the project aims for mass production or flexible, rapid development.

What cities near Grapevine, TX are hiring for Temporary Asic Rtl Design Engineer jobs? Cities near Grapevine, TX with the most Temporary Asic Rtl Design Engineer job openings:
ASIC Design Engineer

ASIC Design Engineer

Actalent

Richardson, TX

$80 - $110/hr

Contractor

Medical, Dental, Vision, Life, Retirement, PTO

Re-posted 12 days ago


Job description

ASIC Design Engineer

This role focuses on front-end RTL design for advanced image and video processing SoCs, working with complex CPU/GPU-style architectures and high-speed interconnects. You will design and implement Verilog/SystemVerilog blocks, contribute to functional verification, and help evolve a low-power ASIC platform that builds on existing designs and FPGA prototypes. This is a hands-on engineering position with significant ownership of block-level design, integration, and simulation.

Responsibilities

  • Design and implement Verilog and SystemVerilog blocks for an image and video processing SoC.
  • Work on front-end RTL design, focusing on CPU/GPU-style SoC architecture rather than backend synthesis.
  • Develop and integrate block-level RTL that is self-contained, reusable, and optimized for low power and high performance.
  • Perform block-level integration into the larger SoC, ensuring proper interaction with AXI interconnects and other high-speed interfaces.
  • Run simulations for your own blocks and integrated designs to validate functionality and performance.
  • Apply design verification and functional coverage methodologies, including UVM, to ensure robust and high-quality designs.
  • Collaborate on the evolution of an existing ASIC, including adding new blocks and supporting partial reuse of existing logic.
  • Support the porting of FPGA implementations to ASIC, helping to differentiate and optimize for low power and efficiency.
  • Work with high-bandwidth and high-speed techniques to handle continuous streams of image and video data.
  • Contribute to technical discussions on SoC/CPU/GPU architecture, interconnect strategies, and interface design.
  • Document design specifications, implementation details, and verification plans to support ongoing development and future reuse.
  • Participate in design reviews and provide constructive feedback to peers to maintain high engineering standards.

Essential Skills

  • Experience with SoC, CPU, and GPU architectures, including AXI interconnects, high-speed interfaces, and high-bandwidth techniques.
  • Preferably 5+ years of hands-on RTL design experience in industry; strong candidates with 5+ years of relevant experience will be considered.
  • Strong proficiency in Verilog and SystemVerilog for complex ASIC and SoC designs.
  • Proven experience with ASIC front-end design, focusing on RTL implementation rather than backend synthesis.
  • Hands-on experience with design verification and functional coverage methodologies.
  • Practical knowledge of UVM-based verification environments and workflows.
  • Ability to design and own block-level RTL, integrate it into a larger SoC, and perform associated simulations.
  • Experience image or video processing pipelines, or other high-throughput data processing systems.
  • Demonstrated ability to work independently on complex technical tasks and deliver high-quality, production-ready RTL.

Additional Skills & Qualifications

  • Experience working on video processing or image processing SoCs, especially with continuous data streams.
  • Experience in low-power design techniques and optimization for ASIC implementations.
  • Experience porting FPGA designs to ASIC, including partial reuse and new block development.
  • Familiarity with high-speed, high-bandwidth interconnect design and performance optimization.
  • Comfort discussing and analyzing CPU/GPU-style design trade-offs and architectural decisions.
  • Experience in environments where ASIC engagements span 9 to 18 months or more.
  • Ability to thrive in a fast-paced environment with surge project needs and multiple concurrent ASIC design efforts.
Job Type & Location

This is a Contract position based out of Richardson, TX.

Pay and Benefits

The pay range for this position is $80.00 - $110.00/hr.

Eligibility requirements apply to some benefits and may depend on your job classification and length of employment. Benefits are subject to change and may be subject to specific elections, plan, or program terms. If eligible, the benefits available for this temporary role may include the following:
• Medical, dental & vision
• Critical Illness, Accident, and Hospital
• 401(k) Retirement Plan – Pre-tax and Roth post-tax contributions available
• Life Insurance (Voluntary Life & AD&D for the employee and dependents)
• Short and long-term disability
• Health Spending Account (HSA)
• Transportation benefits
• Employee Assistance Program
• Time Off/Leave (PTO, Vacation or Sick Leave)

Workplace Type

This is a fully onsite position in Richardson,TX.

Application Deadline

This position is anticipated to close on Jul 14, 2026.

About Actalent

Actalent is a global leader in engineering and sciences services and talent solutions. We help visionary companies advance their engineering and science initiatives through access to specialized experts who drive scale, innovation and speed to market. With a network of almost 20,000 consultants and 5,000 clients across the U.S., Canada, Asia and Europe, Actalent serves many of the Fortune 500. We are proud to be an Engineering News-Record (ENR) Top 500 Design Firm for our engineering design services and a ClearlyRated Best of Staffing® winner for both client and talent service.

The company is an equal opportunity employer and will consider all applications without regard to race, sex, age, color, religion, national origin, veteran status, disability, sexual orientation, gender identity, genetic information or any characteristic protected by law.

If you would like to request a reasonable accommodation, such as the modification or adjustment of the job application process or interviewing process due to a disability, please email actalentaccommodation@actalentservices.com for other accommodation options.

San Francisco Fair Chance Ordinance: Pursuant to the San Francisco Fair Chance Ordinance, for all positions located in the city and county of San Francisco, we will consider for employment qualified applicants with arrest and conviction records.

Massachusetts Lie Detector: It is unlawful in Massachusetts to require or administer a lie detector test as a condition of employment or continued employment. An employer who violates this law shall be subject to criminal penalties and civil liability.

Use of Artificial Intelligence (AI): We may use Artificial Intelligence (AI) to support parts of our hiring process, including sourcing, screening, and evaluating candidates. AI helps assess applications and qualifications, but final decisions are made by our hiring team. By applying, you acknowledge and agree that your application may be reviewed using AI tools.


Actalent logo

About Actalent

Sourced by ZipRecruiter

Actalent connects passion with purpose. Our scalable talent solutions and services capabilities drive value and results and provide the expertise to help our customers achieve more. Every day, our experts around the globe are making an impact. We're supporting critical initiatives in engineering and sciences that advance how companies serve the world. Actalent promotes consultant care and engagement through experiences that enable continuous development. Our people are the difference. Actalent is an operating company of Allegis Group, the global leader in talent solutions.

Company size

5,001 - 10,000 Employees

Headquarters location

Hanover, MD, US

Year founded

1983

Social media