ASIC Design Engineer
$80 - $110/hr
ASIC Design Engineer This role focuses on front-end RTL design for advanced image and video ... If eligible, the benefits available for this temporary role may include the following: • Medical ...
Quick apply
$80 - $110/hr
ASIC Design Engineer This role focuses on front-end RTL design for advanced image and video ... If eligible, the benefits available for this temporary role may include the following: • Medical ...
Quick apply
$80 - $110/hr
ASIC Design Engineer This role focuses on front-end RTL design for advanced image and video ... If eligible, the benefits available for this temporary role may include the following: • Medical ...
Richardson, TX · On-site +1
$122K - $149K/yr
We specialize in advanced technology development, full-custom ASIC/SoC design, and electronics ... RTL Design/AMS Verification Engineer Location: Remote considered based on experience and ...
Richardson, TX · On-site +1
$122K - $149K/yr
We specialize in advanced technology development, full-custom ASIC/SoC design, and electronics ... RTL Design/AMS Verification Engineer Location: Remote considered based on experience and ...
Dallas, TX · On-site
RTL Design Engineer Location: Santa Clara, CA/Remote Minimum 10 years of strong experience in Digital design at RTL level using Verilog/System Verilog Experience in developing micro architectural ...
Dallas, TX · On-site
RTL Design Engineer Location: Santa Clara, CA/Remote Minimum 10 years of strong experience in Digital design at RTL level using Verilog/System Verilog Experience in developing micro architectural ...
Dallas, TX · On-site +1
We're seeking engineers who are energized by working on cutting-edge ASIC design and distributed ... Implement RTL designs using Verilog/System Verilog for high-speed data paths and packet processing ...
Dallas, TX · On-site +1
We're seeking engineers who are energized by working on cutting-edge ASIC design and distributed ... Implement RTL designs using Verilog/System Verilog for high-speed data paths and packet processing ...
Were seeking engineers who are energized by working on cutting-edge ASIC design and distributed ... Implement RTL designs using Verilog/System Verilog for high-speed data paths and packet processing ...
Quick apply
Were seeking engineers who are energized by working on cutting-edge ASIC design and distributed ... Implement RTL designs using Verilog/System Verilog for high-speed data paths and packet processing ...
Dallas, TX · On-site
We're seeking engineers who are energized by working on cutting-edge ASIC design and distributed ... Implement RTL designs using Verilog/System Verilog for high-speed data paths and packet processing ...
Dallas, TX · On-site
We're seeking engineers who are energized by working on cutting-edge ASIC design and distributed ... Implement RTL designs using Verilog/System Verilog for high-speed data paths and packet processing ...
Plano, TX · Remote
Lead ASIC DFT Engineer Location: Remote, (Onsite) Duration: Contract Year of Exp: 8+ yrs to 15 yrs ... Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ...
Quick apply
Plano, TX · Remote
Lead ASIC DFT Engineer Location: Remote, (Onsite) Duration: Contract Year of Exp: 8+ yrs to 15 yrs ... Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ...
Plano, TX · Remote
... Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for ... Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ...
Quick apply
Plano, TX · Remote
... Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for ... Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ...
Senior ASIC Design and Development Engineer Location: On-Site - Dallas, TX Employment Type ... Minimum of 5 years of hands-on RTL design experience * Minimum of 5 years of experience with ...
Quick apply
Senior ASIC Design and Development Engineer Location: On-Site - Dallas, TX Employment Type ... Minimum of 5 years of hands-on RTL design experience * Minimum of 5 years of experience with ...
$206K - $410K/yr
RTL Design: Author, review, and maintain synthesizable RTL (SystemVerilog) for all soft IP control ... ASIC/digital design experience with at least one prior tape-out in a chip lead, design lead, or ...
$206K - $410K/yr
RTL Design: Author, review, and maintain synthesizable RTL (SystemVerilog) for all soft IP control ... ASIC/digital design experience with at least one prior tape-out in a chip lead, design lead, or ...
Plano, TX · On-site
$130K - $158K/yr
and other details - We are seeking an ASIC Design Verification Engineer whose role will be to ... RTL design, DFT, firmware, physical design, and silicon validation engineers. This is a hands-on ...
Quick apply
Plano, TX · On-site
$130K - $158K/yr
and other details - We are seeking an ASIC Design Verification Engineer whose role will be to ... RTL design, DFT, firmware, physical design, and silicon validation engineers. This is a hands-on ...
$117K - $162K/yr
You will be the Senior ASIC &FPGA Design Engineer for the Programmable Logic Design team within ... clean, maintainable RTL (VHDL, Verilog, SystemVerilog) that meets performance, power and ...
$117K - $162K/yr
You will be the Senior ASIC &FPGA Design Engineer for the Programmable Logic Design team within ... clean, maintainable RTL (VHDL, Verilog, SystemVerilog) that meets performance, power and ...
Grand Prairie, TX · On-site
$117K - $162K/yr
You will be the Senior ASIC &FPGA Design Engineer for the Programmable Logic Design team within ... clean, maintainable RTL (VHDL, Verilog, SystemVerilog) that meets performance, power and ...
Grand Prairie, TX · On-site
$117K - $162K/yr
You will be the Senior ASIC &FPGA Design Engineer for the Programmable Logic Design team within ... clean, maintainable RTL (VHDL, Verilog, SystemVerilog) that meets performance, power and ...
Dallas, TX · On-site
$123K - $175K/yr
... RTL, Standard cells, and similar approaches as necessary for both mixed signal ASIC and FPGA ... Digital Design Engineer or related occupation performing digital or mixed signal design and ...
Dallas, TX · On-site
$123K - $175K/yr
... RTL, Standard cells, and similar approaches as necessary for both mixed signal ASIC and FPGA ... Digital Design Engineer or related occupation performing digital or mixed signal design and ...
$123K - $175K/yr
... RTL, Standard cells, and similar approaches as necessary for both mixed signal ASIC and FPGA ... Digital Design Engineer or related occupation performing digital or mixed signal design and ...
$123K - $175K/yr
... RTL, Standard cells, and similar approaches as necessary for both mixed signal ASIC and FPGA ... Digital Design Engineer or related occupation performing digital or mixed signal design and ...
Grand Prairie, TX · On-site
$117K - $162K/yr
You will be the Senior ASIC & FPGA Design Engineer for the Programmable Logic Design team within ... clean, maintainable RTL (VHDL, Verilog, SystemVerilog) that meets performance, power and ...
Grand Prairie, TX · On-site
$117K - $162K/yr
You will be the Senior ASIC & FPGA Design Engineer for the Programmable Logic Design team within ... clean, maintainable RTL (VHDL, Verilog, SystemVerilog) that meets performance, power and ...
... custom ASIC / SOC and electronics development across the Semiconductor, Medical and Defense ... Experience in RTL design and design verification, preferred * Ability to create and present design ...
... custom ASIC / SOC and electronics development across the Semiconductor, Medical and Defense ... Experience in RTL design and design verification, preferred * Ability to create and present design ...
Plano, TX · Remote
Lead ASIC DFT Engineer Location: Remote, (Onsite) Duration: Contract Year of Exp: 8+ yrs to 15 yrs ... Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ...
Quick apply
Plano, TX · Remote
Lead ASIC DFT Engineer Location: Remote, (Onsite) Duration: Contract Year of Exp: 8+ yrs to 15 yrs ... Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to ...
Dallas, TX · On-site
$123K/yr
As a Digital Design Engineer, you will work across the full digital design cycle - from architecture definition and RTL design through functional verification, synthesis, timing closure, and silicon ...
Dallas, TX · On-site
$123K/yr
As a Digital Design Engineer, you will work across the full digital design cycle - from architecture definition and RTL design through functional verification, synthesis, timing closure, and silicon ...
As a Digital Design Engineer, you will work across the full digital design cycle - from architecture definition and RTL design through functional verification, synthesis, timing closure, and silicon ...
As a Digital Design Engineer, you will work across the full digital design cycle - from architecture definition and RTL design through functional verification, synthesis, timing closure, and silicon ...
$86.8K - $95.9K
16% of jobs
$95.9K - $105K
3% of jobs
$105K - $114.1K
4% of jobs
$116.7K is the 25th percentile. Wages below this are outliers.
$114.1K - $123.1K
6% of jobs
The median wage is $128.8K / yr.
$123.1K - $132.2K
33% of jobs
$132.2K - $141.3K
3% of jobs
$141.3K - $150.3K
2% of jobs
$156.3K is the 75th percentile. Wages above this are outliers.
$150.3K - $159.4K
12% of jobs
$159.4K - $168.5K
5% of jobs
$168.5K - $177.6K
4% of jobs
$177.6K - $186.6K
12% of jobs
$86.8K
$138.8K
$186.6K
| Aspect | Temporary Asic Rtl Design Engineer | Temporary FPGA Design Engineer |
|---|---|---|
| Primary Focus | Designing RTL code for ASIC chips | Designing FPGA logic and configurations |
| Skills & Certifications | Verilog/VHDL, ASIC design flow, simulation tools | Verilog/VHDL, FPGA development tools, synthesis |
| Work Environment | Semiconductor companies, ASIC design teams | FPGA development labs, prototyping environments |
| Industry Usage | Used in high-volume chip manufacturing | Used for prototyping, testing, and low-volume products |
Both roles involve RTL design using Verilog or VHDL, but the Temporary Asic Rtl Design Engineer focuses on ASIC chip development, while the Temporary FPGA Design Engineer specializes in FPGA-based prototyping and testing. The choice depends on whether the project aims for mass production or flexible, rapid development.
$80 - $110/hr
Contractor
Medical, Dental, Vision, Life, Retirement, PTO
Re-posted 12 days ago
ASIC Design Engineer
This role focuses on front-end RTL design for advanced image and video processing SoCs, working with complex CPU/GPU-style architectures and high-speed interconnects. You will design and implement Verilog/SystemVerilog blocks, contribute to functional verification, and help evolve a low-power ASIC platform that builds on existing designs and FPGA prototypes. This is a hands-on engineering position with significant ownership of block-level design, integration, and simulation.
Responsibilities
Essential Skills
Additional Skills & Qualifications
This is a Contract position based out of Richardson, TX.
Pay and BenefitsThe pay range for this position is $80.00 - $110.00/hr.
Eligibility requirements apply to some benefits and may depend on your job classification and length of employment. Benefits are subject to change and may be subject to specific elections, plan, or program terms. If eligible, the benefits available for this temporary role may include the following:
• Medical, dental & vision
• Critical Illness, Accident, and Hospital
• 401(k) Retirement Plan – Pre-tax and Roth post-tax contributions available
• Life Insurance (Voluntary Life & AD&D for the employee and dependents)
• Short and long-term disability
• Health Spending Account (HSA)
• Transportation benefits
• Employee Assistance Program
• Time Off/Leave (PTO, Vacation or Sick Leave)
This is a fully onsite position in Richardson,TX.
Application DeadlineThis position is anticipated to close on Jul 14, 2026.
About Actalent
Actalent is a global leader in engineering and sciences services and talent solutions. We help visionary companies advance their engineering and science initiatives through access to specialized experts who drive scale, innovation and speed to market. With a network of almost 20,000 consultants and 5,000 clients across the U.S., Canada, Asia and Europe, Actalent serves many of the Fortune 500. We are proud to be an Engineering News-Record (ENR) Top 500 Design Firm for our engineering design services and a ClearlyRated Best of Staffing® winner for both client and talent service.
The company is an equal opportunity employer and will consider all applications without regard to race, sex, age, color, religion, national origin, veteran status, disability, sexual orientation, gender identity, genetic information or any characteristic protected by law.
If you would like to request a reasonable accommodation, such as the modification or adjustment of the job application process or interviewing process due to a disability, please email actalentaccommodation@actalentservices.com for other accommodation options.
San Francisco Fair Chance Ordinance: Pursuant to the San Francisco Fair Chance Ordinance, for all positions located in the city and county of San Francisco, we will consider for employment qualified applicants with arrest and conviction records.
Massachusetts Lie Detector: It is unlawful in Massachusetts to require or administer a lie detector test as a condition of employment or continued employment. An employer who violates this law shall be subject to criminal penalties and civil liability.
Use of Artificial Intelligence (AI): We may use Artificial Intelligence (AI) to support parts of our hiring process, including sourcing, screening, and evaluating candidates. AI helps assess applications and qualifications, but final decisions are made by our hiring team. By applying, you acknowledge and agree that your application may be reviewed using AI tools.
Sourced by ZipRecruiter
Actalent connects passion with purpose. Our scalable talent solutions and services capabilities drive value and results and provide the expertise to help our customers achieve more. Every day, our experts around the globe are making an impact. We're supporting critical initiatives in engineering and sciences that advance how companies serve the world. Actalent promotes consultant care and engagement through experiences that enable continuous development. Our people are the difference. Actalent is an operating company of Allegis Group, the global leader in talent solutions.
5,001 - 10,000 Employees
Hanover, MD, US
1983