ZipRecruiter

Log In

1

Temporary Asic Rtl Design Engineer Jobs in Cupertino, CA

CYNET SYSTEMS

ASIC/RTL Design Engineer 5

San Jose, CA · On-site

$82 - $86/hr

Hands-on experience with industry ASIC design flow including RTL coding, debugging/verification ... We deliver agile, scalable talent solutions across IT, engineering, life sciences, clinical, and ...

CYNET SYSTEMS

ASIC/RTL Design Engineer 2

San Jose, CA · On-site

$60 - $62/hr

Hands-on experience in industry ASIC design flow including RTL coding, debugging/verification, and supporting synthesis and timing closure. * Working knowledge of Client cores and other I/O standard ...

TetraMem INC

ASIC RTL/SoC Design Engineer

Fremont, CA · On-site

Lead RTL design, simulation, and verification efforts for TetraMem ASIC/SoC products, ensuring ... Play a mentorship role by guiding and coaching junior engineers, sharing expertise and best ...

TetraMem INC

ASIC RTL/SoC Design Engineer

Fremont, CA · On-site

Lead RTL design, simulation, and verification efforts for TetraMem ASIC/SoC products, ensuring ... Play a mentorship role by guiding and coaching junior engineers, sharing expertise and best ...

TetraMem, Inc.

ASIC RTL/SoC Design Engineer

San Jose, CA · On-site

$110K - $300K/yr

Lead RTL design, simulation, and verification efforts for TetraMem ASIC/SoC products, ensuring ... Play a mentorship role by guiding and coaching junior engineers, sharing expertise and best ...

Socket.dev

Principal RTL Design Engineer

San Jose, CA · On-site

$180 - $255/hr

Set the technical bar in design reviews and mentor design engineers Required qualifications * BS or MS in EE, CE, or CS with 7+ years (or equivalent) of industry experience in ASIC RTL design.

SambaNova

Principal RTL Design Engineer

San Jose, CA · On-site

Set the technical bar in design reviews and mentor design engineers Required qualifications * BS or MS in EE, CE, or CS with 7+ years (or equivalent) of industry experience in ASIC RTL design

Google

RTL Design Engineer, TPU and ML

Sunnyvale, CA · On-site

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. * 4 years of experience in ASIC RTL design, with a focus on ...

next page

Showing results 1-20

All JobsAsic Rtl Design Engineer JobsTemporary Asic Rtl Design Engineer JobsTemporary Asic Rtl Design Engineer Jobs in Cupertino, CA

Temporary Asic Rtl Design Engineer information

See Cupertino, CA salary details

$116K

$185.3K

$249.2K

How much do temporary asic rtl design engineer jobs pay per year?

As of Aug 26, 2026, the average yearly pay for temporary asic rtl design engineer in Cupertino, CA is $185,303.00, according to ZipRecruiter salary data. Most workers in this role earn between $162,200.00 and $222,100.00 per year, depending on experience, location, and employer.

What is the difference between Temporary Asic Rtl Design Engineer vs Temporary FPGA Design Engineer?

AspectTemporary Asic Rtl Design EngineerTemporary FPGA Design Engineer
Primary FocusDesigning RTL code for ASIC chipsDesigning FPGA logic and configurations
Skills & CertificationsVerilog/VHDL, ASIC design flow, simulation toolsVerilog/VHDL, FPGA development tools, synthesis
Work EnvironmentSemiconductor companies, ASIC design teamsFPGA development labs, prototyping environments
Industry UsageUsed in high-volume chip manufacturingUsed for prototyping, testing, and low-volume products

Both roles involve RTL design using Verilog or VHDL, but the Temporary Asic Rtl Design Engineer focuses on ASIC chip development, while the Temporary FPGA Design Engineer specializes in FPGA-based prototyping and testing. The choice depends on whether the project aims for mass production or flexible, rapid development.

What job categories do people searching Temporary Asic Rtl Design Engineer jobs in Cupertino, CA look for?

The top searched job categories for Temporary Asic Rtl Design Engineer jobs in Cupertino, CA are:

What cities near Cupertino, CA are hiring for Temporary Asic Rtl Design Engineer jobs?

Cities near Cupertino, CA with the most Temporary Asic Rtl Design Engineer job openings:

Temporary Asic Rtl Design Engineer jobs near you

RTL Engineer Networking ASIC Saratoga, CA Full-Time

VortexLink

Saratoga, CA • On-site

Other

Re-posted 28 days ago

Job description

RTL Engineer – Networking ASIC

Saratoga, CA
Full-Time

Join an innovative hardware company building next-generation Networking ASICs that power large-scale AI training and inference.

We are seeking experienced RTL Engineers to architect and implement high-performance networking chips focused on low latency, QoS, and scalability.

Responsibilities

  • Design packet buffering, queuing, and scheduling microarchitecture

  • Implement high-speed networking ASIC RTL (SystemVerilog/Verilog)

  • Optimize pipelined architectures for performance and latency

  • Support Ethernet, IP protocols, and high-speed interconnects (e.g., UCIe)

  • Collaborate with verification teams for testing and validation

Qualifications

  • BE/ME with 8–15 years of ASIC RTL design experience

  • Strong expertise in SystemVerilog & Verilog

  • Experience with scheduling, arbitration & QoS mechanisms

  • Solid understanding of ASIC design flow (simulation, synthesis, timing)

  • Background in Ethernet and IP networking protocols

If you’re passionate about building high-speed networking silicon for AI infrastructure, apply today.

Apply