ZipRecruiter

Log In

1

Telecommute Asic Rtl Design Engineer Jobs in Colorado

Atom Computing

Principal ASIC Design Engineer

Boulder, CO

$180K - $220K/yr

Perform hands-on ASIC design including microarchitecture, RTL development, testing, and integration ... MS or PhD in Electrical Engineering or a related field. * 10+ years of post-degree experience in ...

Atom Computing

Principal ASIC Design Engineer

Boulder, CO

$180K - $220K/yr

Perform hands-on ASIC design including microarchitecture, RTL development, testing, and integration ... MS or PhD in Electrical Engineering or a related field. * 10+ years of post-degree experience in ...

Broadcom

Design Engineer

Fort Collins, CO

$60K - $96K/yr

Join a world-class engineering group developing custom CMOS ASICs for cutting-edge AI, Cellular ... Gain exposure to the complete ASIC design cycle - from RTL to GDSII and silicon bring-up.

Broadcom, Inc.

Design Engineer

Fort Collins, CO · On-site

$60K - $96K/yr

Join a world-class engineering group developing custom CMOS ASICs for cutting-edge AI, Cellular ... Gain exposure to the complete ASIC design cycle - from RTL to GDSII and silicon bring-up.

Micron

ASIC Engineer 2

Longmont, CO

$143 - $222.01/hr

Define requirements for ASIC design, verification, and physical implementation teams. Evaluate area ... Verilog, System Verilog, or VHDL; 3. RTL design and verification; and 4. Physical design aspects ...

Micron Technology

ASIC Engineer 2

Longmont, CO · On-site

$143 - $222.01/hr

Define requirements for ASIC design, verification, and physical implementation teams. Evaluate area ... Verilog, System Verilog, or VHDL; 3. RTL design and verification; and 4. Physical design aspects ...

Lockheed Martin

FPGA Design Eng

Boulder, CO · On-site

$129K - $178K/yr

Lockheed Martin Space is seeking a Field Programmable Gate Array (FPGA) Design Engineer to work on ... RTL design and High-Level Synthesis (HLS) methodologies within the Vitis platform. Applicants ...

Lockheed Martin Corporation

FPGA Design Eng

Boulder, CO · On-site

$129K - $178K/yr

Lockheed Martin Space is seeking a Field Programmable Gate Array (FPGA) Design Engineer to work on ... RTL design and High-Level Synthesis (HLS) methodologies within the Vitis platform. Applicants ...

Lockheed Martin

FPGA Design Eng Sr

Boulder, CO · On-site

$129K - $178K/yr

Lockheed Martin Space is seeking a Field Programmable Gate Array (FPGA) Design Engineer to work on ... RTL design and High-Level Synthesis (HLS) methodologies within the Vitis platform. Applicants ...

Lockheed Martin Corporation

FPGA Design Eng Sr

Boulder, CO · On-site

$129K - $178K/yr

Lockheed Martin Space is seeking a Field Programmable Gate Array (FPGA) Design Engineer to work on ... RTL design and High-Level Synthesis (HLS) methodologies within the Vitis platform. Applicants ...

Lockheed Martin Corporation

$123K - $169K/yr

Join Our Team as an ASIC & FPGA Design Engineer where you will support over 50 different programs and research and development (R&D) efforts, affecting technology across military space, civil space ...

next page

Showing results 1-20

People also search for

All JobsTelecommute Asic Rtl Design Engineer JobsTelecommute Asic Rtl Design Engineer Jobs in Colorado

Telecommute Asic Rtl Design Engineer information

What are some common challenges faced by telecommute ASIC RTL Design Engineers, and how can they be addressed?

Telecommute ASIC RTL Design Engineers often face challenges like coordinating effectively with remote teams, ensuring version control integrity, and maintaining clear communication on project specifications. These challenges can be mitigated by utilizing robust collaboration tools, adhering to standardized documentation practices, and scheduling regular virtual meetings for design reviews. Additionally, staying proactive in seeking feedback and clarifying requirements helps ensure alignment and prevents costly design iterations.

What are the key skills and qualifications needed to thrive as a Telecommute ASIC RTL Design Engineer, and why are they important?

To thrive as a Telecommute ASIC RTL Design Engineer, you need a strong background in digital logic design, proficiency in hardware description languages like Verilog or VHDL, and typically a degree in electrical or computer engineering. Familiarity with EDA tools such as Synopsys or Cadence, as well as experience with simulation, synthesis, and debugging environments, is essential. Strong problem-solving abilities, attention to detail, and effective communication skills are crucial for collaborating remotely and ensuring design accuracy. These skills are vital to deliver complex, high-performance ASICs on schedule while working efficiently in a remote setting.

What is a Telecommute ASIC RTL Design Engineer?

A Telecommute ASIC RTL Design Engineer is a professional who specializes in designing digital circuits at the Register Transfer Level (RTL) for Application-Specific Integrated Circuits (ASICs), while working remotely. They use hardware description languages like Verilog or VHDL to create and verify circuit designs tailored to specific applications. Their responsibilities often include developing, simulating, and optimizing digital logic, collaborating with cross-functional teams, and ensuring that the final silicon meets design specifications. Since the role is telecommute, all work is performed from a remote location using digital communication and collaboration tools.

What is the difference between Telecommute Asic Rtl Design Engineer vs Telecommute Digital IC Design Engineer?

AspectTelecommute Asic Rtl Design EngineerTelecommute Digital IC Design Engineer
CredentialsBachelor's or Master's in Electrical Engineering or Computer Engineering; experience with RTL codingBachelor's or Master's in Electrical Engineering or Computer Engineering; experience with digital circuit design
Work EnvironmentRemote, primarily designing RTL code for ASICsRemote, focusing on digital IC architecture and design
Industry UsageCommon in semiconductor and electronics companies

Both roles often require similar educational backgrounds and work remotely in the semiconductor industry. The main difference lies in their focus: RTL Design Engineers concentrate on writing RTL code for ASICs, while Digital IC Design Engineers work on broader digital circuit architecture. Candidates should choose based on their specific skills and career interests in digital design or RTL coding.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Colorado? The most popular types of Asic Rtl Design Engineer jobs in Colorado are:
What are popular job titles related to Telecommute Asic Rtl Design Engineer jobs in Colorado? For Telecommute Asic Rtl Design Engineer jobs in Colorado, the most frequently searched job titles are:
What job categories do people searching Telecommute Asic Rtl Design Engineer jobs in Colorado look for? The top searched job categories for Telecommute Asic Rtl Design Engineer jobs in Colorado are:
Telecommute Asic Rtl Design Engineer jobs near you
Infographic showing various Telecommute Asic Rtl Design Engineer job openings in Colorado as of June 2026, with employment types broken down into 1% Locum Tenens, 1% Internship, 11% Full Time, 86% Part Time, and 1% Temporary. Highlights an 87% Physical, 5% Hybrid, and 8% Remote job distribution.
Principal ASIC Design Engineer

Principal ASIC Design Engineer

Atom Computing

Boulder, CO

$180K - $220K/yr

Full-time

Posted 12 days ago

Be an early applicant

Job description

At Atom Computing, we build quantum computers using arrays of optically trapped neutral atoms that will empower customers to achieve unprecedented computational breakthroughs. Join a world-class team of scientists, engineers, and business professionals to advance the state-of-the-art in quantum computing. 

Atom Computing is seeking a Principal ASIC Designer to lead the development of critical technologies that power our quantum computers. In this role, you will own end-to-end design strategy—from requirements definition through silicon bring-up—while driving critical trade-off decisions across performance, power, area, and system integration constraints. You will partner closely with customers and cross-functional teams to translate evolving requirements into scalable, production-ready designs, ensuring alignment between technical execution and business objectives. As a senior technical leader, you will provide strategic guidance to executive stakeholders, shaping the long-term silicon roadmap and influencing key investment decisions. This position requires deep expertise in ASIC development and strong systems thinking. Reporting to the Hardware Engineering Manager, you’ll collaborate closely with a talented group of engineers and physicists to shape the future of computing. 

This position may be based in Boulder, CO, or Austin, TX. 

Responsibilities
  • Participate in the design and development of FPGA designs to learn the hardware architectures and designs that we intend to scale for performance and density
  • Lead the research and assessment into how to best leverage ASICs to enable higher performance and higher density future generations
  • Establish ASIC design processes internal to Atom Computing by defining methodologies across architecture, RTL, verification, and tapeout.
  • Perform hands-on ASIC design including microarchitecture, RTL development, testing, and integration.
  • Manage schedules and vendor interfaces by coordinating milestones, aligning with ASIC partners, and ensuring successful fabrication.
  • Work closely with Atom Computing’s quantum physicists, optical engineers, hardware and software engineers to understand use cases and deliver hardware that addresses the needs. 
  • Manage the product roadmap and subsystem delivery schedules for both commercial and research projects. 
Experience & Education
  • MS or PhD in Electrical Engineering or a related field.
  • 10+ years of post-degree experience in hardware engineering, specifically in ASIC/SoC environments.
Qualifications
  • Have gone through 2 or more complete ASIC design cycles.
  • Experience porting designs from FPGA prototypes to ASICs
  • Proficiency with RTL (SystemVerilog preferred)
  • Experience in implementing large digital signal processing blocks in RTL
  • Working knowledge of performance and limitations of ASIC fabs, partners, and design nodes as well as FPGA capabilities to guide selection of best fit for our applications
  • Knowledge of Cadence, Synopsys, or Siemens EDA design tools
  • Expertise in FPGA, microprocessor, and related digital circuit design and functions
  • Mixed signal design experience is a plus.
Atom Computing provides a wide variety of perks and benefits, including fully paid medical, dental, and vision insurance for our employees and their dependents. Additionally, unlimited paid time off, 401K company matching, short- and long-term disability, FSA, dependent care benefits, and life insurance.  We also offer drinks, snacks, and catered team lunches in our offices, every day!
 
The base salary range for this position is between $180,000 - $220,000, commensurate with experience. In addition to salary, we offer an annual bonus and equity in the company.