1

Telecommute Asic Rtl Design Engineer Jobs in Colorado

FPGA Design Eng

Boulder, CO · On-site

$129.50K - $178.40K/yr

Lockheed Martin Space is seeking a Field Programmable Gate Array (FPGA) Design Engineer to work on ... RTL design and High-Level Synthesis (HLS) methodologies within the Vitis platform. Applicants ...

FPGA Design Eng Sr

Boulder, CO

$129.50K - $178.40K/yr

Lockheed Martin Space is seeking a Field Programmable Gate Array (FPGA) Design Engineer to work on ... RTL design and High-Level Synthesis (HLS) methodologies within the Vitis platform. Applicants ...

FPGA Design Eng Sr

Boulder, CO

$129.50K - $178.40K/yr

Lockheed Martin Space is seeking a Field Programmable Gate Array (FPGA) Design Engineer to work on ... RTL design and High-Level Synthesis (HLS) methodologies within the Vitis platform. Applicants ...

$123.20K - $169.80K/yr

Join Our Team as an ASIC & FPGA Design Engineer where you will support over 50 different programs and research and development (R&D) efforts, affecting technology across military space, civil space ...

$123.20K - $169.80K/yr

Join Our Team as an ASIC & FPGA Design Engineer where you will support over 50 different programs and research and development (R&D) efforts, affecting technology across military space, civil space ...

Completing multiple FPGA or ASIC design using Verilog and/or VHDL, including at least one of ... FPGA design experience including thorough design documentation, completion and review of RTL blocks ...

Completing multiple FPGA or ASIC design using Verilog and/or VHDL, including at least one of ... FPGA design experience including thorough design documentation, completion and review of RTL blocks ...

Senior FPGA Engineer

Englewood, CO · On-site

$130K - $185K/yr

Completing multiple FPGA or ASIC design using Verilog and/or VHDL, including at least one of ... FPGA design experience including thorough design documentation, completion and review of RTL blocks ...

ASIC/FPGA Design Engineer IV

Littleton, CO · On-site

$124.10K - $171.10K/yr

Join Our Team as an ASIC & FPGA Design Engineer where you will support over 50 different programs and research and development (R&D) efforts, affecting technology across military space, civil space ...

SoC Logic Design Engineer

Fort Collins, CO · On-site

$141.91K - $269.10K/yr

Develops the logic design, register transfer level (RTL) coding, and simulation for an SoC design ... Intel's Data Center Group is looking for a highly motivated logic designer engineer to join a ...

SoC Logic Design Engineer

Fort Collins, CO · On-site

$122.44K - $232.19K/yr

Develops the logic design, register transfer level (RTL) coding, and simulation for an SoC design ... Intel's Data Center Group is looking for a highly motivated logic designer engineer to join a ...

Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide leader in the ... The engineer must be knowledgeable of RTL, gate-level netlists, and SDF and capable of analyzing ...

Design Verification Engineer

Broomfield, CO · On-site

$108K - $172.80K/yr

Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide leader in the ... The engineer must be knowledgeable of RTL, gate-level netlists, and SDF and capable of analyzing ...

Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide leader in the ... The engineer must be knowledgeable of RTL, gate-level netlists, and SDF and capable of analyzing ...

next page

Showing results 1-20

Telecommute Asic Rtl Design Engineer information

What are the key skills and qualifications needed to thrive as a Telecommute ASIC RTL Design Engineer, and why are they important?

To thrive as a Telecommute ASIC RTL Design Engineer, you need a strong background in digital logic design, proficiency in hardware description languages like Verilog or VHDL, and typically a degree in electrical or computer engineering. Familiarity with EDA tools such as Synopsys or Cadence, as well as experience with simulation, synthesis, and debugging environments, is essential. Strong problem-solving abilities, attention to detail, and effective communication skills are crucial for collaborating remotely and ensuring design accuracy. These skills are vital to deliver complex, high-performance ASICs on schedule while working efficiently in a remote setting.

What are some common challenges faced by telecommute ASIC RTL Design Engineers, and how can they be addressed?

Telecommute ASIC RTL Design Engineers often face challenges like coordinating effectively with remote teams, ensuring version control integrity, and maintaining clear communication on project specifications. These challenges can be mitigated by utilizing robust collaboration tools, adhering to standardized documentation practices, and scheduling regular virtual meetings for design reviews. Additionally, staying proactive in seeking feedback and clarifying requirements helps ensure alignment and prevents costly design iterations.

What is a Telecommute ASIC RTL Design Engineer?

A Telecommute ASIC RTL Design Engineer is a professional who specializes in designing digital circuits at the Register Transfer Level (RTL) for Application-Specific Integrated Circuits (ASICs), while working remotely. They use hardware description languages like Verilog or VHDL to create and verify circuit designs tailored to specific applications. Their responsibilities often include developing, simulating, and optimizing digital logic, collaborating with cross-functional teams, and ensuring that the final silicon meets design specifications. Since the role is telecommute, all work is performed from a remote location using digital communication and collaboration tools.

What is the difference between Telecommute Asic Rtl Design Engineer vs Telecommute Digital IC Design Engineer?

AspectTelecommute Asic Rtl Design EngineerTelecommute Digital IC Design Engineer
CredentialsBachelor's or Master's in Electrical Engineering or Computer Engineering; experience with RTL codingBachelor's or Master's in Electrical Engineering or Computer Engineering; experience with digital circuit design
Work EnvironmentRemote, primarily designing RTL code for ASICsRemote, focusing on digital IC architecture and design
Industry UsageCommon in semiconductor and electronics companies

Both roles often require similar educational backgrounds and work remotely in the semiconductor industry. The main difference lies in their focus: RTL Design Engineers concentrate on writing RTL code for ASICs, while Digital IC Design Engineers work on broader digital circuit architecture. Candidates should choose based on their specific skills and career interests in digital design or RTL coding.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Colorado? The most popular types of Asic Rtl Design Engineer jobs in Colorado are:
What are popular job titles related to Telecommute Asic Rtl Design Engineer jobs in Colorado? For Telecommute Asic Rtl Design Engineer jobs in Colorado, the most frequently searched job titles are:
What job categories do people searching Telecommute Asic Rtl Design Engineer jobs in Colorado look for? The top searched job categories for Telecommute Asic Rtl Design Engineer jobs in Colorado are:
FPGA Design Eng

$129.50K - $178.40K/yr

Other

Posted 15 days ago


Lockheed Martin rating

8.2

Company rating: 8.2 out of 10

Based on 375 frontline employees who took The Breakroom Quiz

31st of 59 rated aerospace companies


Job description

Lockheed Martin Space is seeking a Field Programmable Gate Array (FPGA) Design Engineer to work on space-based mission processing capabilities at the edge. This position will help our team evolve ground-based mission processing applications of remote sensing payloads onto flight hardware for onboard mission processing operations. In this role, the FPGA Design Engineer will be responsible for leveraging the Vivado Design Suite, the Vitis development platform (including High-Level Synthesis), and hardware design languages VHDL and Verilog to deploy processing code and algorithms onto flight hardware. This position will work alongside research scientists, software engineers, and other FPGA engineers on the APEX (Advanced Programs and Exploitation) team.
The selected candidate will be expected to:
develop an understanding of mission processing code written in C++ and implement for hardware processing.
develop, integrate, and test processor subsystem features and interfaces in FPGA hardware.
generate requirements, create FPGA code, and test bench development.
contribute to FPGA development workflows using both traditional RTL design and High-Level Synthesis (HLS) methodologies within the Vitis platform.
Applicants selected will be subject to a government security investigation and must meet eligibility requirements for access to classified information.
This position is in beautiful Boulder, Colorado at our offices which have a collaborative and modern agile workspace.

What Lockheed Martin employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom


Lockheed Martin logo

About Lockheed Martin

Sourced by ZipRecruiter

As a global security and aerospace company, the majority of Lockheed Martin's business is with the U.S. Department of Defense and U.S. federal government agencies.The remaining portion of Lockheed Martin's business is comprised of international government and commercial sales of products, services and platforms.

Industry

Manufacturing

Company size

10,000+ Employees

Headquarters location

Bethesda, MD, US

Year founded

1912