1

Staff Digital Design Engineer Jobs (NOW HIRING)

Senior Digital Design Engineer

Chandler, AZ ยท On-site

$150K - $200K/yr

Senior or Staff Digital Design Engineer Reports To: Head of Engineering About Us Powerlattice is a well-funded semiconductor start-up company backed by leading Silicon Valley venture capital firms.

Your Team, Your Impact As a Senior Staff Digital ASIC Design Engineer at Marvell, you will join the DCE - Connectivity Business Group, the team developing the high performance connectivity silicon ...

Your Team, Your Impact As a Digital IC Design Senior Staff Engineer with Marvell, you'll be a member of the Connectivity business group. Pushing the limits in communication with focus on data center ...

Digital Design Engineer.

$139K/yr

Digital Design Engineer. Location : REMOTE Duration : 6+ Months on W2 Visa : Independent candidates who are eligible to work for any employer, like Green Card / US Citizen, as client is not willing ...

Digital Design Engineer 3

San Diego, CA ยท On-site

$144K/yr

PROLIM (www.prolim.com) is currently seeking Digital Design Engineer 3 for one of our top Client ... Advisory, PLM Software/Services, Program Management, Solution Architecture Training/Staffing, Cloud ...

Evaluate and participate in improving design and verification methodologies. What We're Looking For Bachelor's degree in Computer Science, Electrical Engineering or related fields and 5-10+ years of ...

Digital Design Engineer

Tucson, AZ ยท On-site

$97.16/hr

Digital Design Engineer Location: Tucson, AZ Zip Code: 85756 Duration: 12 Months Pay Rate: $97.16 /hr. Start Date: Immediate Shift: 1st, 40 hours/wk Active US Secret Clearance REQUIRED The Digital ...

Showing results 21-40

Staff Digital Design Engineer information

See salary details

$52.5K

$150.6K

$187.5K

How much do staff digital design engineer jobs pay per year?

As of Sep 2, 2026, the average yearly pay for staff digital design engineer in the United States is $150,620.00, according to ZipRecruiter salary data. Most workers in this role earn between $142,000.00 and $171,000.00 per year, depending on experience, location, and employer.

What is a staff digital design engineer?

A Staff Digital Design Engineer is a senior-level professional responsible for designing, developing, and verifying digital circuits and systems, often using hardware description languages like Verilog or VHDL. They play a key role in creating the architecture and implementation of integrated circuits (ICs), field-programmable gate arrays (FPGAs), or system-on-chip (SoC) solutions. Their responsibilities often include collaborating with cross-functional teams, mentoring junior engineers, and ensuring that digital designs meet performance, power, and area requirements. The 'staff' title indicates a higher level of experience and leadership within the engineering team.

What are some common challenges faced by staff digital design engineers when working on complex integrated circuits?

Staff Digital Design Engineers often encounter challenges such as balancing power, performance, and area (PPA) trade-offs while meeting tight project deadlines. Managing the complexity of large-scale digital designs often requires close collaboration with verification, physical design, and firmware teams to ensure seamless integration and functionality. Additionally, keeping up with evolving EDA tools and methodologies is crucial to maintaining efficiency and delivering high-quality designs. Effective communication and proactive problem-solving are essential skills for overcoming these challenges and driving successful project outcomes.

What are the key skills and qualifications needed to thrive as a staff digital design engineer, and why are they important?

To thrive as a Staff Digital Design Engineer, you need a strong background in digital logic design, hardware description languages (such as Verilog or VHDL), and a relevant engineering degree. Proficiency with simulation tools (like ModelSim or Synopsys), FPGA/ASIC design flows, and familiarity with version control systems are typically required. Strong problem-solving skills, attention to detail, and effective collaboration set top performers apart in this role. These skills ensure the development of reliable, high-performance digital systems and seamless teamwork in complex engineering projects.

What is the difference between Staff Digital Design Engineer vs Digital IC Design Engineer?

AspectStaff Digital Design EngineerDigital IC Design Engineer
Required CredentialsBachelor's or Master's in Electrical Engineering, VLSI, or related fields; experience with digital design toolsBachelor's or Master's in Electrical Engineering, VLSI, or related fields; proficiency in digital design and verification
Work EnvironmentDesign teams within semiconductor or electronics companies, often in collaborative settingsDesign and development of digital integrated circuits, often in R&D or product teams
Employer & Industry UsageUsed across semiconductor, electronics, and tech companies for senior digital design rolesCommon in semiconductor industry, focusing on digital chip development

The main difference is that a Staff Digital Design Engineer typically holds a senior or lead role with more responsibilities and oversight, while a Digital IC Design Engineer focuses on the core design and development of digital integrated circuits. Both roles require similar technical skills and education, but the staff level involves more leadership and project management.

More about Staff Digital Design Engineer jobs
Infographic showing various Staff Digital Design Engineer job openings in the United States as of August 2026, with employment types broken down into 2% As Needed, 76% Full Time, 16% Part Time, 1% Temporary, and 5% Contract. Highlights an 96% Physical, 1% Hybrid, and 3% Remote job distribution, with an average salary of $150,620 per year, or $72.4 per hour.

Senior Digital Design Engineer

PowerLattice

Chandler, AZ โ€ข On-site

$150K - $200K/yr

Full-time

Medical, Dental, Vision, Retirement

Posted 12 days ago


Job description

Senior or Staff Digital Design Engineer
Reports To: Head of Engineering
About Us
Powerlattice is a well-funded semiconductor start-up company backed by leading Silicon Valley venture capital firms. We are developing groundbreaking chiplet power delivery technology that will transform how high-performance processors are powered, enabling the next generation of AI and advanced computing.
About the Role
We are seeking an experienced and hands-on Senior Digital Design Engineer to contribute to the design and implementation of complex digital systems and SoC components. This role offers the opportunity to own significant functional blocks from microarchitecture through RTL development, integration, and implementation while collaborating closely with verification, physical design, and DFT teams.
The ideal candidate is passionate about digital design, enjoys solving challenging technical problems, and thrives in a collaborative startup environment where individual contributions have a direct impact on product success.
Key Responsibilities
Digital Design & RTL Development
  • Develop microarchitecture for assigned digital blocks and subsystems
  • Design, code, and maintain high-quality, synthesizable RTL
  • Evaluate design tradeoffs involving performance, power, area (PPA), and testability
  • Participate in design reviews and incorporate feedback into RTL implementation

Integration & Implementation
  • Integrate RTL into larger subsystem and SoC environments
  • Support lint, CDC/RDC, synthesis, and design quality checks
  • Collaborate with physical design teams to resolve implementation issues
  • Assist with timing constraint development and timing closure activities
  • Support logic equivalence checking (LEC) and implementation debugging
  • Participate in functional and timing ECO development when required

Design Quality
  • Ensure designs meet functional, timing, power, and DFT requirements
  • Support silicon bring-up, validation, and post-silicon debug activities
  • Analyze and resolve design issues throughout the development lifecycle

Cross-Functional Collaboration
  • Work closely with verification, DFT, physical implementation, firmware, and systems teams
  • Partner with architects and senior technical leaders to refine design requirements
  • Contribute to continuous improvement of design methodologies and development processes
  • Mentor junior engineers and share technical knowledge within the team (Staff level)

Qualifications
This is a Hybrid role requiring 3 days a week onsite at our HQ's in Vancouver, WA (Greater Portland Area) or Chandler, AZ. While we are primarily seeking candidates in HQ-Vancouver and Chandler, remote flexibility may be considered for exceptional candidates in Silicon Valley, CA.
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related discipline
  • 6+ years of digital IC design experience
  • Strong hands-on RTL development experience using Verilog or SystemVerilog
  • Experience designing digital blocks for complex SoCs or ASICs
  • Solid understanding of:
    • RTL design and microarchitecture
    • SoC integration and standard on-chip interfaces
    • Clocking, resets, CDC/RDC methodologies
    • Synthesis and physical implementation considerations
    • Timing constraints (SDC) and timing closure
  • Experience with industry-standard EDA tools (Synopsys and/or Cadence)
  • Strong debugging, analytical, and problem-solving skills
  • Excellent communication and collaboration skills

Preferred
  • Experience with DFT methodologies including scan insertion and MBIST
  • Experience with logic equivalence checking (LEC)
  • Familiarity with static timing analysis (STA)
  • Experience with UPF/CPF low-power methodologies
  • Exposure to advanced semiconductor process nodes
  • Experience supporting silicon bring-up and post-silicon debug
  • Formal verification experience is a plus

Compensation & Benefits
Anticipated annual base salary for Member of Technical Staff: $150,000 - $200,000
  • Stock option grant
  • Comprehensive benefits package including health, dental, vision, and 401(k)