ZipRecruiter

Log In

1

Software Verification Engineer Jobs in New York (NOW HIRING)

Kastel Staffing

Senior Software Engineer

Hoboken, NJ

$160K - $175K/yr

We are looking for a Senior Software Engineer. Our product is built from day one as a modern API ... Bring a rigorous approach to delivering quality software / verification of works as intended

Kastel Staffing

Senior Software Engineer

Hoboken, NJ · On-site

$134K - $176K/yr

We are looking for a Senior Software Engineer. Our product is built from day one as a modern API ... Bring a rigorous approach to delivering quality software / verification of works as intended

SGS

Senior Software Engineer (Hybrid)

Farmingdale, NY · On-site

$128K - $169K/yr

Company Description SGS is the global leader and innovator in inspection, verification, testing and ... The Senior Software Engineer (with hardware interfacing) is responsible for the design, delivery ...

Ttmtech

Embedded Software Engineer II

Farmingdale, NY · On-site

$99K - $165K/yr

Develops software verification plans, test procedures and test environments, executing the test ... Bachelor's Degree in Computer Science or Computer Engineering * Real Time embedded systems ...

Ttmtech

Embedded Software Engineer II

Farmingdale, NY · On-site

$99K - $165K/yr

Develops software verification plans, test procedures and test environments, executing the test ... Bachelor's Degree in Computer Science or Computer Engineering * Real Time embedded systems ...

next page

Showing results 1-20

All JobsSoftware Verification Engineer JobsSoftware Verification Engineer Jobs in New York

Software Verification Engineer information

See New York salary details

$28

$46

$73

How much do software verification engineer jobs pay per hour?

As of Jul 27, 2026, the average hourly pay for software verification engineer in New York is $46.50, according to ZipRecruiter salary data. Most workers in this role earn between $37.88 and $51.30 per hour, depending on experience, location, and employer.

What are Software Verification Engineers?

Software Verification Engineers are professionals responsible for ensuring that software systems meet specified requirements and function correctly. They design and execute tests, review code, and identify defects in software products. Their primary goal is to verify that the developed software operates as intended and is free from critical errors before release. They often work closely with software developers, quality assurance teams, and project managers to maintain high-quality standards throughout the software development lifecycle.

What are some common challenges faced by Software Verification Engineers during testing phases?

Software Verification Engineers often encounter challenges such as managing incomplete or evolving requirements, reproducing intermittent bugs, and ensuring thorough coverage across complex codebases. They must also balance tight deadlines with the need for rigorous testing, which can require creative problem-solving and strong communication with development teams. Adapting to new tools and automation frameworks is also common, as technology and testing standards continually advance.

What are the key skills and qualifications needed to thrive as a Software Verification Engineer, and why are they important?

To thrive as a Software Verification Engineer, you need a solid background in computer science, software testing methodologies, and proficiency in programming languages such as Python, C++, or Java, often supported by a relevant degree. Familiarity with automated testing tools, version control systems, and continuous integration platforms is typically required, while certifications like ISTQB can be advantageous. Strong analytical thinking, attention to detail, and effective communication set candidates apart in this role. These competencies ensure that software products meet quality standards, function reliably, and satisfy user requirements.

What is the difference between Software Verification Engineer vs Software Test Engineer?

AspectSoftware Verification EngineerSoftware Test Engineer
Primary FocusEnsures software meets specifications through verification activitiesIdentifies bugs and validates functionality through testing
CertificationsOften holds ISTQB or similar certificationsMay also hold ISTQB or related certifications
Work EnvironmentInvolves design reviews, static analysis, and formal verificationPrimarily executes test cases, automation, and exploratory testing
Industry UsageCommon in aerospace, automotive, and embedded systemsWidely used in software development companies across industries

While both roles focus on ensuring software quality, the Software Verification Engineer emphasizes verifying that the software meets specifications through systematic verification methods. The Software Test Engineer concentrates on executing tests to find defects and validate functionality. Both roles often collaborate but serve distinct parts of the quality assurance process.

What are popular job titles related to Software Verification Engineer jobs in New York? For Software Verification Engineer jobs in New York, the most frequently searched job titles are:
What job categories do people searching Software Verification Engineer jobs in New York look for? The top searched job categories for Software Verification Engineer jobs in New York are:
What are popular job titles related to Software Verification Engineer jobs in NY? For Software Verification Engineer jobs in NY, the most frequently searched job titles are:
Software Verification Engineer jobs near you
Infographic showing various Software Verification Engineer job openings in New York as of July 2026, with employment types broken down into 93% Full Time, 4% Part Time, and 3% Contract. Highlights an 89% Physical, 4% Hybrid, and 7% Remote job distribution, with an average salary of $96,716 per year, or $46.5 per hour.

UVM SYSTEMVERILOG VERIFICATION ENGINEER

Airspan

Warren, NJ • On-site

$141K/yr

Full-time

Posted 17 days ago

Job description

Airspan Careers
UVM SYSTEMVERILOG VERIFICATION ENGINEER
Location: Warren, New Jersey, Plano, TX or REMOTE U.S.
Company: AirSpan Networks
About AirSpan
AirSpan Networks is a global provider of innovative 4G and 5G network solutions, enabling efficient and cost-effective connectivity for operators, enterprises, and industrial applications. We are looking for a skilled UVM SystemVerilog Verification Engineer to join our dynamic team and contribute to the validation and testing of our cutting-edge communication technologies.
Job Description
As a UVM Verification Engineer, you will be responsible for developing and executing test plans using Universal Verification Methodology (UVM) to validate the functionality, performance, and reliability of AirSpan's ASIC and FPGA designs. You will work closely with design and development teams to ensure compliance with specifications and industry standards.
Key Responsibilities
  • Develop and implement UVM-based verification plans and test strategies for FPGA designs.
  • Perform functional, system-level, and regression testing for digital hardware components.
  • Create test benches, test cases, and automation frameworks in System Verilog.
  • Analyze test results, debug issues, and collaborate with design teams to resolve defects.
  • Ensure compliance with industry standards and customer requirements.
  • Provide documentation and reports on test procedures, results, and defect tracking.
  • Continuously optimize test processes and tools to improve efficiency and accuracy.

Qualifications & Experience
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related fields.
  • 10 years of experience in UVM-based verification of FPGA systems.
  • Strong understanding of SystemVerilog and Universal Verification Methodology (UVM).
  • Proficiency in scripting languages such as Python or Perl for automation.
  • Experience with simulation tools such as ModelSim or QuestaSim.
  • Experience with C/C++
  • Experience in implementing Bit Accurate Models and debugging DSP designs
  • Familiarity with debugging tools, coverage metrics, and formal verification techniques.
  • Strong problem-solving and analytical skills with attention to detail.
  • Knowledge of O-RAN architecture and protocols for 4G and 5G networks.
  • Ability to work collaboratively in a fast-paced, cross-functional team environment.
  • Design experience a plus.

Preferred Skills
  • Experience in verification of communication protocols.
  • Knowledge of FPGA development and hardware description languages such as VHDL/Verilog.
  • Understanding of hardware/software co-verification techniques.

Apply