ZipRecruiter

Log In

1

Soc Design Verification Intern Jobs (NOW HIRING)

Qualcomm

SOC Design Verification Engineer

San Diego, CA · On-site

$144K - $176K/yr

We are seeking highly motivated and experienced Design Verification Engineers to join our Data Center SoC Verification team. In this role, you will be responsible for verifying next-generation Data ...

Intel

Senior SoC Design Verification Engineer

Folsom, CA · On-site

$145K - $177K/yr

About the Role As a Senior SoC Design Verification Engineer , you will lead verification efforts for complex system-on-chip (SoC) designs that enable Intel's next generation of client computing and ...

Weekday AI

ASIC/SoC Design & Verification Engineer

$70 - $100/hr

We are seeking experienced ASIC and SoC Design & Verification Engineers to contribute their expertise in digital design, RTL development, functional verification, and silicon implementation to ...

Intel

Senior SoC Design Verification Engineer

Santa Clara, CA · On-site

$159K - $195K/yr

About the Role As a Senior SoC Design Verification Engineer , you will lead verification efforts for complex system-on-chip (SoC) designs that enable Intel's next generation of client computing and ...

Qualcomm

SOC Design Verification Engineer

San Diego, CA · On-site

$98K - $147K/yr

As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance ...

Qualcomm

SOC Design Verification Engineer

San Diego, CA · On-site

$98K - $147K/yr

As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance ...

Qualcomm

SOC Design Verification Engineer

San Diego, CA · On-site

$98K - $147K/yr

As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance ...

Qualcomm

SOC Design Verification Engineer

San Diego, CA · On-site

$98K - $147K/yr

As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance ...

Qualcomm

SOC Design Verification Engineer

San Diego, CA · On-site

$100 - $125/hr

As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance ...

Qualcomm

SOC Design Verification Engineer

San Diego, CA · On-site

$98K - $147K/yr

As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance ...

next page

Showing results 1-20

All JobsTechnology JobsSoftware JobsSoftware Quality Engineer JobsSoc Design Verification Intern Jobs

Soc Design Verification Intern information

See salary details

$9

$19

$36

How much do soc design verification intern jobs pay per hour?

As of Sep 9, 2026, the average hourly pay for soc design verification intern in the United States is $19.38, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $21.63 per hour, depending on experience, location, and employer.

What does a SoC Design Verification intern do?

A SoC (System on Chip) Design Verification Intern assists in ensuring that integrated circuits function as intended by verifying design specifications through simulation and testing. They typically work with hardware description languages like Verilog or SystemVerilog, develop testbenches, and analyze verification results. Interns collaborate closely with design and verification engineers to debug issues, automate verification processes, and contribute to the overall quality of the SoC design. This role provides hands-on experience in the semiconductor industry and is a great starting point for a career in hardware engineering.

What are the key skills and qualifications needed to thrive as a SoC Design Verification intern?

To thrive as a SoC Design Verification Intern, you need a solid understanding of digital logic design, computer architecture, and familiarity with hardware description languages like Verilog or VHDL, often supported by coursework in electrical or computer engineering. Experience with verification tools such as SystemVerilog, UVM, and simulation environments is typically required. Attention to detail, problem-solving abilities, and strong communication skills help interns effectively identify bugs and collaborate with engineering teams. These skills and qualities are crucial for ensuring high-quality, functional SoC designs that meet rigorous industry standards.

What are some common challenges faced by SoC Design Verification interns and how can they be overcome?

SoC Design Verification Interns often face the challenge of understanding complex system architectures and quickly learning industry-standard verification methodologies such as UVM. Navigating large codebases and identifying sources of bugs can be daunting, especially when working with cross-functional teams. Overcoming these challenges typically involves proactive communication with mentors, thorough documentation review, and hands-on practice with simulation tools. Interns who ask questions and collaborate closely with experienced verification engineers tend to ramp up more efficiently and contribute effectively to project milestones.

What is the difference between Soc Design Verification Intern vs Soc Design Verification Engineer?

AspectSoc Design Verification InternSoc Design Verification Engineer
CredentialsTypically pursuing or recent graduate in Electrical Engineering, Computer Engineering, or related fieldsBachelor's or Master's in Electrical Engineering, Computer Engineering, or related fields; often with industry experience
Work EnvironmentInternship setting, assisting verification teams, learning tools and processesFull-time role, responsible for verification planning, testbench development, and debugging
Industry UsageCommonly used in semiconductor and electronics companies during early career stagesStandard role in chip design companies, responsible for verification of complex SoCs

The main difference is that the Soc Design Verification Intern is an entry-level, temporary position focused on learning and supporting verification tasks, while the Soc Design Verification Engineer is a full-time professional responsible for designing and executing verification plans for SoC projects.

What cities are hiring for Soc Design Verification Intern jobs?

Cities with the most Soc Design Verification Intern job openings:

What states have the most Soc Design Verification Intern jobs?

States with the most job openings for Soc Design Verification Intern jobs include:

What are popular job titles related to Soc Design Verification Intern jobs?

For Soc Design Verification Intern jobs, the most frequently searched job titles are:

Infographic showing various Soc Design Verification Intern job openings in the United States as of September 2026, with employment types broken down into 1% Internship, 89% Full Time, 7% Part Time, and 3% Contract. Highlights an 81% Physical, 4% Hybrid, and 15% Remote job distribution, with an average salary of $40,304 per year, or $19.4 per hour.

SoC Design Verification Engineer

San Jose, CA • On-site

E-Solutions, Inc.
See more jobs at E-Solutions, Inc.external

$159K - $194K/yr

Other

Posted 19 days ago

Job description

Position Title: SoC Design Verification Engineer

Location: San Jose, CA

Remote/Onsite: Onsite

Types of Hire: Fulltime

Job Description: -

We are looking for a highly skilled SoC/Performance DV engineer to drive system-level validation and performance characterization of complex SoCs. The role involves working closely with architecture, design, and software teams to ensure silicon meets performance, power, and functionality targets.

 

Key Responsibilities:

 

  • Develop and execute SoC-level validation and performance verification strategy
  • Build system-level testbenches, workloads, and performance models
  • Analyze performance bottlenecks across CPU, memory, interconnect, and accelerators
  • Perform power and performance trade-off analysis
  • Collaborate with architecture, RTL, and software teams
  • Debug issues at system level (HW + FW/SW interaction)

 

Required Skills:

              Strong experience in SoC-level DV / Performance validation

  • Understanding of CPU architecture, memory hierarchy, NoC/interconnect
  • Expertise in SystemVerilog/UVM + C/C++/Python
  • Experience with performance profiling tools
  • Strong debugging and analytical skills

 Good to Have:

 

Experience in post-silicon validation / bring-up

Knowledge of AI/ML or high-performance computing workloads

Disclaimer: E-Solutions Inc. provides equal employment opportunities (EEO) to all employees and applicants for employment without regard  to race, color, religion, gender, sexual orientation, gender identity or expression, national origin, age, disability, genetic information, marital status, amnesty, or status as a covered veteran in accordance with applicable federal, state and local laws. We especially invite women, minorities, veterans, and individuals with disabilities to apply. EEO/AA/M/F/Vet/Disability.”


SoC Design Verification Engineer1Python,UVM,Verilog,SOC,Design Verification,CPUN/AFull TImeUnited States

Apply