1

Salaried Fifo Engineer Jobs (NOW HIRING)

Salary Range The pay range below is for Bay Area California only. Actual salary may vary based ona ... FIFO, PLL, and related architectures * 7+ years of experience providing technical support to ...

Salary Range The pay range below is for Bay Area California only. Actual salary may vary based on a ... FIFO, PLL, and related architectures * 7+ years of experience providing technical support to ...

Experience with clock-domain crossing techniques, FIFO design, and multi-clock architectures ... salaries Continuous learning and development Health and wellness care options Financial solutions ...

Experience with clock-domain crossing techniques, FIFO design, and multi-clock architectures ... salaries Continuous learning and development Health and wellness care options Financial solutions ...

Experience with clock-domain crossing techniques, FIFO design, and multi-clock architectures ... Competitive salaries * Continuous learning and development * Health and wellness care options

Experience with clock-domain crossing techniques, FIFO design, and multi-clock architectures ... • Competitive salaries • Continuous learning and development • Health and wellness care ...

Controller

Woodstock, IL

$100K - $135K/yr

... FIFO environment) •  Support and review key inventory calculations such as excess & obsolete reserves, NRV, and capitalized variances •  Partner with operations and engineering to ensure ...

Production Planner Columbus, IN | Onsite | Direct Hire Salary Range: $61,000 - $68,000 Start ... Bachelor's degree in Manufacturing, Engineering, or a related discipline * 5+ years of experience ...

Be Seen First

Please note that the salary information is a general guideline only. Cascade Engineering considers ... Understands and practices basic FIFO - Inventory Rotation * Utilizes MODs - production management ...

New

Showing results 21-40

Salaried Fifo Engineer information

See salary details

$73K

$129.5K

$249K

How much do salaried fifo engineer jobs pay per year?

As of Aug 16, 2026, the average yearly pay for salaried fifo engineer in the United States is $129,511.00, according to ZipRecruiter salary data. Most workers in this role earn between $103,000.00 and $134,500.00 per year, depending on experience, location, and employer.

What is a salaried FIFO engineer?

A Salaried FIFO (Fly-In Fly-Out) Engineer is a professional who works on a rotational basis at remote sites, typically in mining, oil and gas, or construction industries. They are employed on a salary basis rather than hourly or contract rates. The FIFO arrangement means they travel to the job site for a set period, such as two weeks on, one week off, and then return home during their time off. These engineers are responsible for overseeing operations, maintaining equipment, or managing projects at the worksite. This role offers competitive salaries and benefits, but also requires adaptability to remote locations and extended periods away from home.

What are the key skills and qualifications needed to thrive as a salaried FIFO engineer?

To thrive as a Salaried FIFO Engineer, you need a relevant engineering degree, strong analytical skills, and experience in project management or site operations. Familiarity with industry-specific software such as AutoCAD, SAP, or mining management systems is typically required, along with safety certifications like White Card or First Aid. Excellent communication, adaptability, and resilience are crucial soft skills for managing remote site challenges and collaborating with diverse teams. These competencies ensure effective project execution, safety compliance, and strong performance in demanding fly-in-fly-out environments.

What are some unique challenges faced by a salaried FIFO engineer, and how can they be managed?

A Salaried FIFO (Fly-In, Fly-Out) Engineer often faces challenges such as long periods away from home, adapting to remote work environments, and maintaining work-life balance. Adjusting to shift rotations and living in camp accommodations can also be demanding. Successful engineers manage these challenges by establishing strong communication routines with family, actively participating in team activities to build camaraderie, and practicing self-care during their downtime. Employers typically provide support services and structured schedules to help engineers navigate these unique aspects of the FIFO lifestyle.

What is the difference between Salaried Fifo Engineer vs Salaried Maintenance Engineer?

AspectSalaried Fifo EngineerSalaried Maintenance Engineer
CredentialsEngineering degree, FIFO-specific certificationsEngineering or technical diploma, maintenance certifications
Work EnvironmentMining, oil & gas, or industrial sites with FIFO schedulesFactories, plants, or industrial facilities
Industry UsageCommon in resource extraction sectorsWidespread across manufacturing and industrial sectors

Both roles require engineering knowledge and may involve FIFO schedules, but Salaried Fifo Engineers focus on operational oversight in resource industries, while Salaried Maintenance Engineers handle equipment upkeep in various industrial settings.

More about Salaried Fifo Engineer jobs

What cities are hiring for Salaried Fifo Engineer jobs?

Cities with the most Salaried Fifo Engineer job openings:

What are the most commonly searched types of Fifo Engineer jobs?

The most popular types of Fifo Engineer jobs are:

What states have the most Salaried Fifo Engineer jobs?

States with the most job openings for Salaried Fifo Engineer jobs include:

Infographic showing various Salaried Fifo Engineer job openings in the United States as of August 2026, with employment types broken down into 92% Full Time, 2% Part Time, and 6% Contract. Highlights an 86% Physical, 5% Hybrid, and 9% Remote job distribution, with an average salary of $129,511 per year, or $62.3 per hour.

FPGA Customer Quality Engineer

Altera

San Jose, CA

$118K - $210K/yr

Full-time

Re-posted 20 days ago


Job description

Job Details:Job Description:

About Altera

At Altera, our independence as the world's largest pureplay FPGA solutions provider gives us the focus, speed, and agility to innovate without compromise. With more than four decades of industryleading FPGA expertise, our singular mission is to deliver the programmable technologies that help customers differentiate, innovate, and scale across rapidly evolving markets like AI, cloud, networking, and edge. As an independent company, we move faster, invest deeper, and partner more closely-empowering our teams to drive breakthrough innovation and shape the future of the FPGA industry.

About the Role

We are seeking a highly experienced and capable FPGA Customer Quality Engineer (CQE) to drive FPGA product quality, strengthening the end customer experience. In this role, you will directly debug, support, drive and resolve customer reported issues focusing on chip hardware, boards and systems. This role is external facing through close partnerships with Altera end customers, including coordination of internal functional teams to drive root cause and systemic quality improvements.

Key Responsibilities

  • Drive FPGA product quality by helping troubleshoot, debug, identify and resolve quality issues across hardware, firmware, software, board, system, and manufacturing by partnering with external customers, internal engineering, operations and supply chain teams.

  • Meet with customers and manufacturing partners regularly (including travel on-site) for discussions and quality reviews to strengthen working partnerships and relationships, accelerate issue debug/resolution, and drive ongoing quality improvements.

  • Ensure end-end quality with internal improvement initiatives and reviews, partnering with Altera engineering and operations teams on issue investigations with root-cause analysis, cross-functional alignment, containment, internal correction/prevention actions and enforcement, timely communication and resolution.

  • Partner with lead customers early to discuss and align on use cases, system level and environmental operating requirements, supporting product qualification and enabling collateral for production ramp-up internally and at end-customers.

  • Develop and improve product quality and manufacturing data collection from external customers to support monitoring, testing, failure prediction/modeling, quality assessment and continuous improvement across Altera.

Salary Range

The pay range below is for Bay Area California only. Actual salary may vary based ona number offactors including job location, job-related knowledge, skills, experiences,trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.

$118,900 - $210,000 USD

We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations.

#LI-MD1

Qualifications:

Minimum Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field

  • 10+ years of experience working with FPGA and/or ASIC products in one or more of the following areas: design, validation, test, quality engineering, lab debug, or applications engineering at component, hardware, or board level

  • 10+ years of experience applying digital logic design principles, including SRAM, FIFO, PLL, and related architectures

  • 7+ years of experience providing technical support to external customers for FPGA and/or ASIC-based designs, including issue resolution and design guidance

  • 7+ years of experience leading FPGA and/or ASIC component debug activities, including root cause analysis and cross-functional issue resolution

  • 7+ years of experience with board-level design, bring-up, validation, and/or debug of hardware systems

  • 7+ years of experience using FPGA development tools such as Altera Quartus or similar, with hands-on knowledge of FPGA architecture, IP integration, and timing/voltage/temperature considerations

  • 5+ years of experience working with high-speed interfaces such as Ethernet, PCIe, DDR, HDMI, USB, AXI, or similar protocols

Preferred Qualifications

  • 12+ years of experience working with FPGA and/or ASIC products in one or more of the following areas: design, validation, test, quality engineering, lab debug, or applications engineering at component, hardware, or board level

  • Strong analytical skills and attention to detail

  • Strong verbal and written communication skills

  • Effective organizational and planning skills

  • Ability to work independently as well as collaboratively in cross-functional team environments

  • Willingness and ability to travel for customer and partner engagements as needed

Job Type: RegularShift:Shift 1 (United States of America)Primary Location:San Jose, California, United StatesAdditional Locations:Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.