... Remote (U.S.) - No Visa Sponsorship Overview Our client an AI / Compute company of the verge of ... In this role, you'll partner closely with design, architecture, and software teams to validate ...
... Remote (U.S.) - No Visa Sponsorship Overview Our client an AI / Compute company of the verge of ... In this role, you'll partner closely with design, architecture, and software teams to validate ...
Sr. ASIC Verification Engineer
Sunnyvale, CA · On-site +1
Medical
Dental
Vision
Life
PTO
Tensordyne is a system solution company that specializes in the design of industry-leading high ... engineers to stay abreast of the specification and implementation of ASIC blocks, developing ...
Sr. ASIC Verification Engineer
Sunnyvale, CA · On-site +1
Medical
Dental
Vision
Life
PTO
Tensordyne is a system solution company that specializes in the design of industry-leading high ... engineers to stay abreast of the specification and implementation of ASIC blocks, developing ...
Sr. Staff ASIC Verification Engineer
Sunnyvale, CA · On-site +1
Medical
Dental
Vision
Life
PTO
Tensordyne is a system solution company that specializes in the design of industry-leading high ... engineers to stay abreast of the specification and implementation of ASIC blocks, developing ...
Sr. Staff ASIC Verification Engineer
Sunnyvale, CA · On-site +1
Medical
Dental
Vision
Life
PTO
Tensordyne is a system solution company that specializes in the design of industry-leading high ... engineers to stay abreast of the specification and implementation of ASIC blocks, developing ...
ASIC Engineer, Design Verification
Sunnyvale, CA · On-site +1
$178K/yr
ASIC Engineer, Design Verification Responsibilities: * Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification * Develop ...
ASIC Engineer, Design Verification
Sunnyvale, CA · On-site +1
$178K/yr
ASIC Engineer, Design Verification Responsibilities: * Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification * Develop ...
... RTL design engineers, ML SW engineers, and compiler engineers to evaluate architecture and ... microarchitecture tradeoffs and help make hardware design decisions - Contribute to cycle ...
... RTL design engineers, ML SW engineers, and compiler engineers to evaluate architecture and ... microarchitecture tradeoffs and help make hardware design decisions - Contribute to cycle ...
Senior AI SoC Modeling Engineer, Annapurna Labs Machine Learning Accelerators, AWS
Cupertino, CA · On-site
... RTL design engineers, ML SW engineers, and compiler engineers to evaluate architecture and ... microarchitecture tradeoffs and help make hardware design decisions - Contribute to cycle ...
Senior AI SoC Modeling Engineer, Annapurna Labs Machine Learning Accelerators, AWS
Cupertino, CA · On-site
... RTL design engineers, ML SW engineers, and compiler engineers to evaluate architecture and ... microarchitecture tradeoffs and help make hardware design decisions - Contribute to cycle ...
Sr. ASIC EDA Workflow Engineer
Sunnyvale, CA · On-site +1
Hands-on ASIC engineering experience, that includes knowledge of VLSI/SoC chip design and ... verification workflows, with ASIC EDA tool suites from Synopsys and/or Cadence. * Knowledge of ...
Sr. ASIC EDA Workflow Engineer
Sunnyvale, CA · On-site +1
Hands-on ASIC engineering experience, that includes knowledge of VLSI/SoC chip design and ... verification workflows, with ASIC EDA tool suites from Synopsys and/or Cadence. * Knowledge of ...
ASIC Engineer, Power Management Design Verification
Sunnyvale, CA · On-site +1
$178K/yr
ASIC Engineer, Power Management Design Verification Responsibilities: * Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
ASIC Engineer, Power Management Design Verification
Sunnyvale, CA · On-site +1
$178K/yr
ASIC Engineer, Power Management Design Verification Responsibilities: * Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
Signal & Power Integrity Hardware ASIC Simulation Engineer Lead (Remote)
San Jose, CA · On-site +1
$144K - $191K/yr
Medical
Dental
Vision
Life
Retirement
PTO
This Hardware Engineering position is located in San Jose, CA, and is open to remote applicants ... Because full product development-from design to qualification to production-is within our team, w ...
Signal & Power Integrity Hardware ASIC Simulation Engineer Lead (Remote)
San Jose, CA · On-site +1
$144K - $191K/yr
Medical
Dental
Vision
Life
Retirement
PTO
This Hardware Engineering position is located in San Jose, CA, and is open to remote applicants ... Because full product development-from design to qualification to production-is within our team, w ...
STA Engineer
San Jose, CA · Remote
STA Engineer Remote or San Jose, CA * STA setup, convergence, reviews, and sign-off for multi-mode ... Familiar with digital flow design implementation RTL to GDS: ICC, Innovous, PT/Tempus * Familiar ...
Quick apply
STA Engineer
San Jose, CA · Remote
STA Engineer Remote or San Jose, CA * STA setup, convergence, reviews, and sign-off for multi-mode ... Familiar with digital flow design implementation RTL to GDS: ICC, Innovous, PT/Tempus * Familiar ...
Signal & Power Integrity Hardware ASIC Simulation Engineer Lead (Remote)
San Jose, CA · On-site +1
$144K - $191K/yr
Medical
Dental
Vision
Life
Retirement
PTO
This Hardware Engineering position is located in San Jose, CA, and is open to remote applicants ... Because full product development-from design to qualification to production-is within our team, w ...
Signal & Power Integrity Hardware ASIC Simulation Engineer Lead (Remote)
San Jose, CA · On-site +1
$144K - $191K/yr
Medical
Dental
Vision
Life
Retirement
PTO
This Hardware Engineering position is located in San Jose, CA, and is open to remote applicants ... Because full product development-from design to qualification to production-is within our team, w ...
Hot Cell Design Engineer
Santa Clara, CA · On-site +1
Medical
Retirement
Integrate robotic and remote handling technologies (e.g., manipulators, cameras, cranes, etc.) into ... We are looking for a Hot Cell Design Engineer that is: * Passionate about clean energy, fuel ...
Hot Cell Design Engineer
Santa Clara, CA · On-site +1
Medical
Retirement
Integrate robotic and remote handling technologies (e.g., manipulators, cameras, cranes, etc.) into ... We are looking for a Hot Cell Design Engineer that is: * Passionate about clean energy, fuel ...
Hot Cell Design Engineer
Santa Clara, CA · On-site +1
Medical
Retirement
Integrate robotic and remote handling technologies (e.g., manipulators, cameras, cranes, etc.) into ... We are looking for a Hot Cell Design Engineer that is: * Passionate about clean energy, fuel ...
Hot Cell Design Engineer
Santa Clara, CA · On-site +1
Medical
Retirement
Integrate robotic and remote handling technologies (e.g., manipulators, cameras, cranes, etc.) into ... We are looking for a Hot Cell Design Engineer that is: * Passionate about clean energy, fuel ...
Emulation Engineer
Mountain View, CA · On-site +1
$175K - $450K/yr
Medical
Dental
Vision
Life
Retirement
PTO
Deep RTL design expertise is not required. * Strong software and automation skills - Python plus ... Remote Perks We work remotely Monday & Friday, supported by home-tech setup, and remote wifi ...
Emulation Engineer
Mountain View, CA · On-site +1
$175K - $450K/yr
Medical
Dental
Vision
Life
Retirement
PTO
Deep RTL design expertise is not required. * Strong software and automation skills - Python plus ... Remote Perks We work remotely Monday & Friday, supported by home-tech setup, and remote wifi ...
Design Engineer V
Sunnyvale, CA · On-site +1
US - Remote Job Title: Core Engineering - Design Engineer V PCB Layout Engineer, AR Product Team As a PCB Layout Engineer on Meta's AR Product Team, you will be responsible for driving world-class ...
Design Engineer V
Sunnyvale, CA · On-site +1
US - Remote Job Title: Core Engineering - Design Engineer V PCB Layout Engineer, AR Product Team As a PCB Layout Engineer on Meta's AR Product Team, you will be responsible for driving world-class ...
Sr High-Speed SerDes Design Engineer (Remote )
Sunnyvale, CA · On-site +1
$135K - $165K/yr
Medical
Dental
Vision
Life
Retirement
PTO
Sr High-Speed SerDes Design Engineer (Remote - USA) Full-Time: Competitive Salary + Benefits + Bonuses | Contractor Opportunities Available Work Authorization: US Citizen or Lawful Permanent Resident ...
Sr High-Speed SerDes Design Engineer (Remote )
Sunnyvale, CA · On-site +1
$135K - $165K/yr
Medical
Dental
Vision
Life
Retirement
PTO
Sr High-Speed SerDes Design Engineer (Remote - USA) Full-Time: Competitive Salary + Benefits + Bonuses | Contractor Opportunities Available Work Authorization: US Citizen or Lawful Permanent Resident ...
Sr High-Speed SerDes Design Engineer (Remote )
Sunnyvale, CA · Remote
$135K - $165K/yr
Medical
Dental
Vision
Life
Retirement
PTO
Sr High-Speed SerDes Design Engineer (Remote - USA) Full-Time: Competitive Salary + Benefits + Bonuses | Contractor Opportunities Available Work Authorization: US Citizen or Lawful Permanent Resident ...
Quick apply
Sr High-Speed SerDes Design Engineer (Remote )
Sunnyvale, CA · Remote
$135K - $165K/yr
Medical
Dental
Vision
Life
Retirement
PTO
Sr High-Speed SerDes Design Engineer (Remote - USA) Full-Time: Competitive Salary + Benefits + Bonuses | Contractor Opportunities Available Work Authorization: US Citizen or Lawful Permanent Resident ...
Mechanical Design Engineer - Fuel Recycling
Santa Clara, CA · On-site +1
$89K - $121K/yr
Medical
Retirement
Incorporate design-for-automation principles to enable remote handling, inspection, and maintenance of systems and components. * Collaborate cross-functionally with other engineering teams to define ...
Mechanical Design Engineer - Fuel Recycling
Santa Clara, CA · On-site +1
$89K - $121K/yr
Medical
Retirement
Incorporate design-for-automation principles to enable remote handling, inspection, and maintenance of systems and components. * Collaborate cross-functionally with other engineering teams to define ...
Technical Program Manager- Silicon Physical Design
Mountain View, CA · Remote
$175K - $450K/yr
Medical
Dental
Vision
Life
Retirement
PTO
Who you are * 10+ years of technical program management, silicon engineering program management or ... Technical fluency in SoC or chiplet design flows - enough to understand RTL milestones, DV sign-off ...
Technical Program Manager- Silicon Physical Design
Mountain View, CA · Remote
$175K - $450K/yr
Medical
Dental
Vision
Life
Retirement
PTO
Who you are * 10+ years of technical program management, silicon engineering program management or ... Technical fluency in SoC or chiplet design flows - enough to understand RTL milestones, DV sign-off ...
Design Engineer, Industrial Solutions
Santa Clara, CA · On-site +1
$130K - $170K/yr
Medical
Dental
Vision
Life
Retirement
PTO
Santa Clara (Picarro HQ) / Remote Job Term: Full-Time The Opportunity Picarro is looking for a Design Engineer to own the design portfolio across our Industrial Solutions products. This is a hands-on ...
Design Engineer, Industrial Solutions
Santa Clara, CA · On-site +1
$130K - $170K/yr
Medical
Dental
Vision
Life
Retirement
PTO
Santa Clara (Picarro HQ) / Remote Job Term: Full-Time The Opportunity Picarro is looking for a Design Engineer to own the design portfolio across our Industrial Solutions products. This is a hands-on ...
Remote Asic Rtl Design Engineer information
See Saratoga, CA salary details
$103.7K - $114.5K
16% of jobs
$114.5K - $125.3K
3% of jobs
$125.3K - $136.1K
4% of jobs
$139.3K is the 25th percentile. Wages below this are outliers.
$136.1K - $147K
6% of jobs
The median wage is $153.8K / yr.
$147K - $157.8K
33% of jobs
$157.8K - $168.6K
3% of jobs
$168.6K - $179.4K
2% of jobs
$186.6K is the 75th percentile. Wages above this are outliers.
$179.4K - $190.3K
12% of jobs
$190.3K - $201.1K
5% of jobs
$201.1K - $211.9K
4% of jobs
$211.9K - $222.7K
12% of jobs
$103.7K
$165.6K
$222.7K
How much do remote asic rtl design engineer jobs pay per year?
What is a remote ASIC RTL design engineer?
What are the key skills and qualifications needed to thrive as a remote ASIC RTL design engineer?
What is the difference between Remote Asic Rtl Design Engineer vs Remote Digital IC Design Engineer?
| Aspect | Remote Asic Rtl Design Engineer | Remote Digital IC Design Engineer |
|---|---|---|
| Primary Focus | Register Transfer Level (RTL) design for ASICs | Digital integrated circuit design at the IC level |
| Skills & Certifications | HDL (Verilog/VHDL), EDA tools, verification | HDL, circuit simulation, verification, FPGA experience |
| Work Environment | ASIC design teams, hardware development | IC design teams, semiconductor industry |
| Industry Usage | Used in ASIC development for various applications | Used in digital IC manufacturing and prototyping |
Both roles involve digital design and HDL skills, but the Remote Asic Rtl Design Engineer focuses on RTL coding for ASICs, while the Remote Digital IC Design Engineer covers broader digital IC design, including FPGA and chip-level work. They share similar credentials and work environments, often overlapping in semiconductor companies.
What are some common challenges faced by remote ASIC RTL design engineers, and how can they be addressed?

Full-time
This job post has expired today. Applications are no longer accepted.
Job description
About the job Senior ASIC Verification Engineer (AI Hardware)
Senior ASIC Verification Engineer (AI Hardware) - Remote (U.S.) - No Visa Sponsorship
Overview
Our client an AI / Compute company of the verge of being the next Nvidia is looking for an experienced ASIC Verification Engineer to help ensure the quality, reliability, and performance of their next-generation AI-focused silicon. In this role, you'll partner closely with design, architecture, and software teams to validate complex hardware systems and contribute to cutting-edge compute solutions. This position also offers the opportunity to take ownership of verification efforts and influence best practices across projects.
Key Responsibilities
- Define and drive verification strategies for advanced ASIC designs used in AI/compute workloads
- Build and execute detailed verification plans, including coverage goals and validation approaches
- Develop scalable verification environments using System Verilog and UVM
- Create simulation infrastructure, including testbenches and both directed and constrained-random test scenarios
- Work cross-functionally with design and architecture teams to achieve coverage closure and functional accuracy
- Identify, debug, and resolve design issues throughout pre-silicon and early silicon validation phases
- Partner with FPGA and emulation teams to support early prototyping and validation efforts
- Track project milestones, manage verification deliverables, and proactively address risks
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related discipline
- 8+ years of hands-on experience in ASIC or SoC verification
- Strong proficiency with System Verilog and UVM-based verification flows
- Deep understanding of verification planning, coverage methodologies, and testbench architecture
- Experience working with leading EDA toolchains (e.g., Cadence, Synopsys, Siemens EDA)
- Solid debugging skills, including waveform analysis and scripting (Python, Tcl, or similar)
- Exposure to high-performance compute architectures such as AI accelerators, memory hierarchies, or high-speed interfaces
- Demonstrated success verifying complex silicon designs
- Advanced degree in a relevant engineering field
- Experience with hardware/software integration or co-verification
- Familiarity with formal verification methods
- Exposure to post-silicon validation, bring-up, or lab debug processes