ZipRecruiter

Log In

1

Network On Chip Architect Jobs (NOW HIRING)

Advanced Micro Devices, Inc

SoC Architect

San Jose, CA · On-site

$175K/yr

... Network on Chip, Memory controllers, and FPGA fabric. * Create flexible and modular I/O subsystem ... Author architecture specifications in clear and concise language. Guide and assist pre-silicon ...

Conductor

Wafer Architect

Boston, MA · On-site

You will work with the XPU/Compute chip architect and the memory architect to synthesize the final ... Deep understanding and hands-on experience in the design process of AI chips, such as GPUs, TPUs ...

Conductor

Wafer Architect

San Francisco, CA · On-site

You will work with the XPU/Compute chip architect and the memory architect to synthesize the final ... Deep understanding and hands-on experience in the design process of AI chips, such as GPUs, TPUs ...

P3Hired

Wireless Chip Architect

Mountain View, CA · On-site

$74.25 - $98/hr

We are offering you a unique opportunity to shape and make a great impact on the roadmap of ... As a Wireless Architect, you drive the definition of connectivity subsystem architectures for next ...

P3Hired

Wireless Chip Architect

Mountain View, CA · On-site

$75 - $98.75/hr

We are offering you a unique opportunity to shape and make a great impact on the roadmap of ... As a Wireless Architect, you drive the definition of connectivity subsystem architectures for next ...

altera

Principal NoC IP Micro-Architect

San Jose, CA · On-site

$209K - $299K/yr

You will work closely with architecture, design, verification, software, physical design, and ... Develop logic design, register transfer level (RTL) coding, and simulation for Network on Chip IPs ...

Ceva

Wireless Chip Architect

Mountain View, CA · On-site +1

$75 - $98.75/hr

We are offering you a unique opportunity to shape and make a great impact on the roadmap of ... As a Wireless Architect, you drive the definition of connectivity subsystem architectures for next ...

Advanced Micro Devices, Inc

SoC Architect

San Jose, CA · Hybrid

... Network on Chip, Memory controllers, and FPGA fabric. * Create flexible and modular I/O subsystem ... Author architecture specifications in clear and concise language. Guide and assist pre-silicon ...

SK hynix America

On/Off-Chip SI/PI Engineer

San Jose, CA

$47.25 - $54/hr

Leverage understanding of DRAM on-chip architecture and its electrical characteristics. Qualifications: * BS in Electrical Engineering or a related field with 3+ years of relevant experience in SI/PI ...

Lyte

Senior SoC Architect

Sunnyvale, CA · On-site

$150K - $250K/yr

We are seeking a Senior System On Chip (SoC) architect to join our team and contribute to the ... Experience with SoC Network on Chip (Noc) and coherent fabric design * Experience with embedded SoC ...

Altera

Principal NoC IP Micro-Architect

San Jose, CA

$209K - $299K/yr

You will work closely with architecture, design, verification, software, physical design, and ... Develops the logic design, register transfer level (RTL) coding, and simulation for Network on Chip ...

Qualcomm

SOC Platform Architect

San Diego, CA · On-site

$177K/yr

Create highly scalable SoC architecture in the area of Network-On-Chip, System MMU, Interrupts, Debug, Power Management & Security * Comprehend product requirements to steer generation of proper ...

previous pagenext page

Showing results 21-40

All JobsTechnology JobsNetworking JobsNetwork Architect JobsNetwork On Chip Architect Jobs

Network On Chip Architect information

See salary details

$21

$71

$93

How much do network on chip architect jobs pay per hour?

As of Sep 11, 2026, the average hourly pay for network on chip architect in the United States is $71.96, according to ZipRecruiter salary data. Most workers in this role earn between $62.26 and $83.41 per hour, depending on experience, location, and employer.

What is the difference between Network On Chip Architect vs FPGA Designer?

AspectNetwork On Chip ArchitectFPGA Designer
Required CredentialsBachelor's or Master's in Electrical Engineering or Computer Engineering; knowledge of digital designBachelor's or Master's in Electrical Engineering, Computer Engineering, or related; FPGA design certifications beneficial
Work EnvironmentDesign labs, hardware development teams, integrated circuit companiesHardware design firms, semiconductor companies, research labs
Industry UsageIntegrated circuit design, SoC development, hardware architectureFPGA development, prototyping, digital system design

The Network On Chip Architect focuses on designing communication architectures within integrated circuits, while the FPGA Designer specializes in creating digital logic designs on FPGA platforms. Both roles require strong digital design skills and collaborate closely in hardware development, but their specific focus areas and tools differ significantly.

What are popular job titles related to Network On Chip Architect jobs?

For Network On Chip Architect jobs, the most frequently searched job titles are:

Infographic showing various Network On Chip Architect job openings in the United States as of September 2026, with employment types broken down into 1% Internship, 1% As Needed, 80% Full Time, 11% Part Time, and 7% Contract. Highlights an 89% Physical, 2% Hybrid, and 9% Remote job distribution, with an average salary of $149,680 per year, or $72 per hour.

Senior Principal Engineer- SoC/Chip Lead

San Jose, CA • On-site

Renesas Electronics
See more jobs at Renesas Electronicsexternal

$147K - $202K/yr

Full-time

Re-posted 7 days ago

Key responsibilities

  • Own end-to-end technical leadership and execution of complex SoC programs from architecture through silicon production.

  • Drive SoC planning, integration strategy, execution schedules, risk management, and tape-out readiness.

  • Lead cross-functional teams across digital design, verification, physical design, DFT, firmware, validation, packaging, and product engineering.

Job description

Company Description
Renesas is one of the top global semiconductor companies in the world. We strive to develop a safer, healthier, greener, and smarter world, and our goal is to make every endpoint intelligent by offering product solutions in the automotive, industrial, infrastructure and IoT markets. Our robust product portfolio includes world leading MCUs, SoCs, Analog and power products, plus Winning Combination solutions that curate these complementary products. We are a key supplier to the world's leading manufacturers of electronics you rely on every day; you may not see our products, but they are all around you.
Renesas employs roughly 21,000 people in more than 30 countries worldwide. As a global team, our employees actively embody the Renesas Culture, our guiding principles based on five key elements: Transparent, Agile, Global, Innovative, and Entrepreneurial. Renesas believes in, and has a commitment to, diversity and inclusion, with initiatives and a leadership team dedicated to its resources and values. At Renesas, we want to build a sustainable future where technology helps make our lives easier. Join us and build your future by being part of what's next in electronics and the world.
Job Description
  • Own end-to-end technical leadership and execution of complex SoC programs from architecture through silicon production.
  • Drive SoC planning, integration strategy, execution schedules, risk management, and tape-out readiness.
  • Lead cross-functional teams across digital design, verification, physical design, DFT, firmware, validation, packaging, and product engineering.
  • Define chip-level architecture, integration requirements, performance targets, and power/area objectives.
  • Drive technical decision-making and trade-off analysis across architecture, implementation, and product requirements.
  • Oversee subsystem and IP integration, ensuring successful deployment of complex multi-domain SoCs.
  • Partner with analog and SerDes teams to integrate high-speed interfaces and mixed-signal subsystems into the overall chip architecture.
  • Lead design reviews, execution reviews, silicon readiness assessments, and post-silicon debug activities.
  • Drive issue resolution across the development lifecycle and ensure successful first-pass silicon execution.
  • Mentor senior engineers and provide technical leadership across multiple engineering organizations.

Qualifications
  • Bachelor's, Master's, or Ph.D. in Electrical Engineering, Computer Engineering, or related discipline.
  • 20+ years of semiconductor industry experience with substantial leadership responsibility.
  • Proven experience as a Chip Lead, SoC Lead, Technical Program Lead, or equivalent role for large-scale ASIC/SoC products.
  • Demonstrated success leading advanced-node SoCs, preferably at 3nm and/or 5nm technology nodes.
  • Deep understanding of SoC architecture, integration methodologies, and full-chip development flows.
  • Strong experience working across:
    • RTL Design, Design Verification, Physical Design, DFT, Static Timing Analysis, Low-Power Design Methodologies and Silicon Bring-up and Productization.
  • Experience managing complex schedules, technical dependencies, and cross-functional execution across global teams.
  • Strong communication, stakeholder management, and engineering leadership skills.

Preferred Qualifications:
  • Prior experience with:
    • High-performance switching silicon
    • Network-on-Chip (NoC) architectures
    • Data movement and interconnect fabrics
    • High-bandwidth memory-centric systems
    • Complex multi-die or chiplet-based architectures
  • Hands-on experience integrating:
    • High-speed SerDes interfaces, Analog front-end (AFE) subsystems, Mixed-signal IPs and Advanced PHY technologies.
  • Experience with high-bandwidth and low-latency interconnect technologies.
  • Knowledge of packaging technologies and signal integrity considerations for high-speed systems.
  • Experience in AI, HPC, networking, connectivity, data-center, or memory infrastructure products.
  • Prior exposure to UALink, Ethernet switching, switch fabrics, or similar high-performance interconnect technologies is highly desirable.

Additional Information
Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world-leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.
At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.
We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.
Are you ready to join our team and shape the future with us?
Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Apply