ZipRecruiter

Log In

1

Internship Rtl Design Intern Jobs in Oakland, CA

quadric, Inc

Design Verification Intern

Burlingame, CA · On-site

$45 - $60/hr

Our preference is for this internship to be based out of our Burlingame, California office ... Coursework or project experience with Computer Architecture, RTL Design, ML systems, or performance ...

Gumloop

Design Engineer Intern

San Francisco, CA · On-site

What we're working on - Changelog Role Overview We're looking for a Design Engineering Intern to ... internship for someone who wants real influence over what we build, how it works, and how it feels.

AMD

2027 PhD Research Engineering Intern/Co-op

San Jose, CA · On-site

$19.75 - $25.50/hr

Summer Internship: * Semester Students: May 24, 2027 - August 13, 2027 * Quarter Students: June 21 ... FPGA or ASIC-based RTL design and verification, FPGA deployment and programming, FPGA based ...

Intel

Mixed Signal Logic Design Engineer

San Jose, CA · On-site

$122K - $232K/yr

Develops the logic design, register transfer level (RTL) coding, and simulation for mixed signal ... experience, internship experiences and or schoolwork/classes/research. Minimum Qualifications:

Epacenter

Design Studio Internship

East Palo Alto, CA · On-site

$25/hr

Design Studio Internship Job Type: Paid Temporary, Internship, Non-Exempt Reports to: Director of Visual Arts Organizational Overview EPACENTER is a vibrant hub for creativity and cultural engagement ...

previous pagenext page

Showing results 21-40

All JobsRtl Design Intern JobsInternship Rtl Design Intern JobsInternship Rtl Design Intern Jobs in Oakland, CA

Internship Rtl Design Intern information

See Oakland, CA salary details

$10

$22

$42

How much do internship rtl design intern jobs pay per hour?

As of Aug 26, 2026, the average hourly pay for internship rtl design intern in Oakland, CA is $22.25, according to ZipRecruiter salary data. Most workers in this role earn between $16.59 and $24.86 per hour, depending on experience, location, and employer.

What does an RTL design intern do?

An RTL (Register Transfer Level) Design Intern assists in the hardware design process by writing and verifying digital circuits using hardware description languages like Verilog or VHDL. Their primary role is to help develop, simulate, and debug design blocks that will eventually be implemented on chips such as FPGAs or ASICs. Interns typically work under the supervision of experienced engineers, contributing to design documentation, running testbenches, and ensuring designs meet specifications. This internship provides valuable hands-on experience in digital design, verification, and understanding the full hardware development lifecycle.

What types of projects does an RTL design intern typically work on during their internship?

As an RTL Design Intern, you’ll often assist with designing and verifying digital circuits at the Register Transfer Level, which involves writing and debugging HDL code (such as Verilog or VHDL), running simulations, and supporting the integration of modules into larger systems. Interns usually work on real project tasks alongside experienced design engineers, contributing to blocks or subsystems that may be used in actual chip products. This hands-on experience allows you to develop technical skills, learn industry-standard tools, and gain exposure to the collaborative workflow between design, verification, and validation teams.

What are the key skills and qualifications needed to thrive as an RTL design intern, and why are they important?

To thrive as an RTL Design Intern, you need a solid understanding of digital logic design, computer architecture, and proficiency in hardware description languages like Verilog or VHDL, usually supported by coursework in electrical or computer engineering. Familiarity with simulation tools (such as ModelSim or Synopsys VCS), version control systems (like Git), and debugging environments is highly valuable. Strong analytical thinking, attention to detail, and effective communication skills help you collaborate with senior engineers and interpret design requirements. These skills are crucial for producing accurate, efficient RTL code and contributing effectively to complex hardware design projects.

What is the difference between Internship Rtl Design Intern vs Digital IC Design Intern?

AspectInternship Rtl Design InternDigital IC Design Intern
Required SkillsVerilog/VHDL, basic digital designVerilog/VHDL, digital circuit design, simulation
Work EnvironmentDesign teams, hardware development labsDesign teams, hardware development labs
Industry UsageCommon in semiconductor and electronics companiesCommon in semiconductor and electronics companies
Focus AreaRTL coding, simulation, verificationRTL coding, synthesis, timing analysis

Both roles involve digital design and RTL coding, but the Internship Rtl Design Intern typically focuses on writing and verifying RTL code, while the Digital IC Design Intern may also involve synthesis and timing analysis. They share similar environments and industry usage, making them closely related internship options for aspiring hardware engineers.

What are popular job titles related to Internship Rtl Design Intern jobs in Oakland, CA?

For Internship Rtl Design Intern jobs in Oakland, CA, the most frequently searched job titles are:

What job categories do people searching Internship Rtl Design Intern jobs in Oakland, CA look for?

The top searched job categories for Internship Rtl Design Intern jobs in Oakland, CA are:

What cities near Oakland, CA are hiring for Internship Rtl Design Intern jobs?

Cities near Oakland, CA with the most Internship Rtl Design Intern job openings:

Internship Rtl Design Intern jobs near you

Design Verification Intern

quadric, Inc

Burlingame, CA • On-site

$45 - $60/hr

Temporary

Re-posted 10 days ago

Job description

Quadric has created an innovative general purpose neural processing unit (GPNPU) architecture. Quadric's co-optimized software and hardware is targeted to run neural network (NN) inference workloads in a wide variety of edge and endpoint devices, ranging from battery operated smart-sensor systems to high-performance automotive or autonomous vehicle systems. Unlike other NPUs or neural network accelerators in the industry today that can only accelerate a portion of a machine learning graph, the Quadric GPNPU executes both NN graph code and conventional C++ DSP and control code.
Note: Our preference is for this internship to be based out of our Burlingame, California office. Candidates should be based in the Bay Area or able to relocate for the internship period and available to work on site.

Requirements

Required

  • Currently pursuing a Bachelor's, Master's, or PhD in Computer Science, Electrical Engineering, or a related field.
  • Familiarity with verification methodologies for CPU or GPU designs.
  • Proficient in either SystemVerilog, SystemC or C/C++. UVM is a plus.
  • Prepared to collaborate with architects and designers to document test plans, write and debug tests, and generate coverage.
  • Demonstrated capability in problem-solving, debugging, and clear technical communication.


Preferred

  • Coursework or project experience with Computer Architecture, RTL Design, ML systems, or performance engineering.
  • Exposure to assembly or low-level code generation.
  • Adept with scripting languages like Python and using LLMs to get things done.

Benefits

At Quadric, we value Integrity, Humility, and Happiness. What we expect from one another is simple and clear: Initiative, Collaboration, and Completion. We are a collaborative team focused on building something extraordinary in the edge computing space. 

The hourly rate for this temporary internship position is $45.00/hour to $60.00/hour. The actual rate offered will depend on a number of factors, including the specific level of the role, years and depth of relevant experience and education, technical skills and competencies, and work location. 

Quadric interns receive hands-on experience working alongside industry experts in AI and semiconductor technology, with access to mentorship and meaningful project ownership from day one.

Founded in 2016 and based in downtown Burlingame, California, Quadric is building the world's first supercomputer designed for the real-time needs of edge devices. Quadric aims to empower developers in every industry with superpowers to create tomorrow's technology, today. The company was co-founded by technologists from MIT and Carnegie Mellon, who were previously the technical co-founders of the Bitcoin computing company 21.

Quadric is proud to be an equal opportunity employer. We are committed to creating an inclusive environment where people from all backgrounds can do their best work. We consider all qualified applicants without regard to race, color, religion, sex, gender identity or expression, sexual orientation, national origin, age, disability, veteran status, or any other protected characteristic under applicable law.

If this role resonates with you, we encourage you to apply even if your experience does not perfectly match every qualification. We value potential, curiosity, and a willingness to learn just as much as direct experience. Skills and growth come in many forms, and we would love to hear your story.

By submitting an application, you acknowledge that Quadric will collect and process your personal information as part of the hiring process. Please review our Privacy Policy to understand how we handle your data.

Quadric.io logo

About Quadric.io

Sourced by ZipRecruiter

Industry

Semiconductor and electronic component manufacturing

Company size

11 - 50 Employees

Headquarters location

Burlingame, CA, US

Year founded

2016

Social media

Twitter

View All Quadric.io Jobs

Apply