ZipRecruiter

Log In

1

Internship Rtl Design Intern Jobs in Berkeley, CA

Astranis

FPGA Intern (Fall 2026)

San Francisco, CA · On-site

FPGA Intern (Fall 2026) Internships at Astranis typically last for twelve weeks, and are hourly ... RTL Development for FPGA targeted applications * Work with multiple FPGAs and toolchains

Astranis

FPGA Intern (Fall 2026)

San Francisco, CA · On-site

$29/hr

FPGA Intern (Fall 2026) Internships at Astranis typically last for twelve weeks, and are hourly ... RTL Development for FPGA targeted applications * Work with multiple FPGAs and toolchains

quadric, Inc

Design Verification Intern

Burlingame, CA · On-site

$45 - $60/hr

Our preference is for this internship to be based out of our Burlingame, California office ... Coursework or project experience with Computer Architecture, RTL Design, ML systems, or performance ...

quadric, Inc

Design Verification Intern

Burlingame, CA

$45 - $60/hr

Our preference is for this internship to be based out of our Burlingame, California office ... Coursework or project experience with Computer Architecture, RTL Design, ML systems, or performance ...

quadric, Inc

Design Verification Intern

Burlingame, CA · On-site

$45 - $60/hr

Our preference is for this internship to be based out of our Burlingame, California office ... Coursework or project experience with Computer Architecture, RTL Design, ML systems, or performance ...

Astranis

Antenna Intern (Fall 2026)

San Francisco, CA · On-site

Antenna Intern (Fall 2026) Internships at Astranis typically last for twelve weeks, and are hourly ... Role * Leverage cutting-edge design tools to realize high-performance communications antenna ...

Astranis

Antenna Intern (Fall 2026)

San Francisco, CA · On-site

$29/hr

Antenna Intern (Fall 2026) Internships at Astranis typically last for twelve weeks, and are hourly ... Role * Leverage cutting-edge design tools to realize high-performance communications antenna ...

next page

Showing results 1-20

All JobsRtl Design Intern JobsInternship Rtl Design Intern JobsInternship Rtl Design Intern Jobs in Berkeley, CA

Internship Rtl Design Intern information

See Berkeley, CA salary details

$11

$23

$45

How much do internship rtl design intern jobs pay per hour?

As of Jul 31, 2026, the average hourly pay for internship rtl design intern in Berkeley, CA is $23.73, according to ZipRecruiter salary data. Most workers in this role earn between $17.64 and $26.49 per hour, depending on experience, location, and employer.

What types of projects do RTL Design Interns typically work on during their internship?

As an RTL Design Intern, you’ll often assist with designing and verifying digital circuits at the Register Transfer Level, which involves writing and debugging HDL code (such as Verilog or VHDL), running simulations, and supporting the integration of modules into larger systems. Interns usually work on real project tasks alongside experienced design engineers, contributing to blocks or subsystems that may be used in actual chip products. This hands-on experience allows you to develop technical skills, learn industry-standard tools, and gain exposure to the collaborative workflow between design, verification, and validation teams.

What are the key skills and qualifications needed to thrive as an RTL Design Intern, and why are they important?

To thrive as an RTL Design Intern, you need a solid understanding of digital logic design, computer architecture, and proficiency in hardware description languages like Verilog or VHDL, usually supported by coursework in electrical or computer engineering. Familiarity with simulation tools (such as ModelSim or Synopsys VCS), version control systems (like Git), and debugging environments is highly valuable. Strong analytical thinking, attention to detail, and effective communication skills help you collaborate with senior engineers and interpret design requirements. These skills are crucial for producing accurate, efficient RTL code and contributing effectively to complex hardware design projects.

What does an RTL Design Intern do?

An RTL (Register Transfer Level) Design Intern assists in the hardware design process by writing and verifying digital circuits using hardware description languages like Verilog or VHDL. Their primary role is to help develop, simulate, and debug design blocks that will eventually be implemented on chips such as FPGAs or ASICs. Interns typically work under the supervision of experienced engineers, contributing to design documentation, running testbenches, and ensuring designs meet specifications. This internship provides valuable hands-on experience in digital design, verification, and understanding the full hardware development lifecycle.

What is the difference between Internship Rtl Design Intern vs Digital IC Design Intern?

AspectInternship Rtl Design InternDigital IC Design Intern
Required SkillsVerilog/VHDL, basic digital designVerilog/VHDL, digital circuit design, simulation
Work EnvironmentDesign teams, hardware development labsDesign teams, hardware development labs
Industry UsageCommon in semiconductor and electronics companiesCommon in semiconductor and electronics companies
Focus AreaRTL coding, simulation, verificationRTL coding, synthesis, timing analysis

Both roles involve digital design and RTL coding, but the Internship Rtl Design Intern typically focuses on writing and verifying RTL code, while the Digital IC Design Intern may also involve synthesis and timing analysis. They share similar environments and industry usage, making them closely related internship options for aspiring hardware engineers.

What are popular job titles related to Internship Rtl Design Intern jobs in Berkeley, CA? For Internship Rtl Design Intern jobs in Berkeley, CA, the most frequently searched job titles are:
What job categories do people searching Internship Rtl Design Intern jobs in Berkeley, CA look for? The top searched job categories for Internship Rtl Design Intern jobs in Berkeley, CA are:
What cities near Berkeley, CA are hiring for Internship Rtl Design Intern jobs? Cities near Berkeley, CA with the most Internship Rtl Design Intern job openings:
Internship Rtl Design Intern jobs near you
Infographic showing various Internship Rtl Design Intern job openings in Berkeley, CA as of July 2026, with employment types broken down into 87% Full Time, 9% Part Time, and 4% Contract. Highlights an 86% Physical, 4% Hybrid, and 10% Remote job distribution, with an average salary of $49,350 per year, or $23.7 per hour.

FPGA Intern (Fall 2026)

Astranis

San Francisco, CA • On-site

Other

Re-posted 2 days ago

Job description

FPGA Intern (Fall 2026)
Internships at Astranis typically last for twelve weeks, and are hourly roles designed for students who are currently enrolled at a four-year university. 
 
As an Intern, you will have an amazing opportunity to work on hard problems - we pride ourselves on giving everyone at Astranis a chance to do meaningful work on challenging projects, no matter their seniority. Many past interns have designed and tested hardware/software that is heading to space on our first satellite, and many of them are now full-time employees at Astranis. 
 
If you have already graduated from a four-year university, please apply to be an Associate Engineer.
Role:
  • RTL Development for FPGA targeted applications
  • Work with multiple FPGAs and toolchains
  • Interface FPGAs with a variety of peripherals including high speed data converters, memories, MCUs
  • Write software to interface and test RTL in hardware
  • Collaborate closely with electrical and software engineers
Requirements:
  • US Citizenship or Green Card (This is a legal requirement; no exceptions)
  • Currently pursuing a B.S. or M.S. in electrical engineering, computer science, computer engineering, or equivalent
  • A passion for hardware development, including working in a fast-paced environment and hands-on design and development
  • Experience in designing, implementing, and testing high throughput systems implemented on FPGAs
  • Proficiency with Verilog/SystemVerilog for synthesis
  • Don't meet them all? Not a problem. Please apply even if you do not meet all these criteria.
Bonus:
  • Experience with UVM and advanced SystemVerilog verification
  • Experience with Xilinx FPGAs
  • Experience with Vivado IDE, TCL
  • Familiarity with system level estimates and implications of power, thermal, and real estate
  • Experience with high speed data converters (ADCs, DACs, JESD204B)
  • Experience with circuit level debugging
  • Experience with digital communication theory and implementation, such as LDPC implementations
  • Experience with space-based systems
  • Experience with modern communication systems (RF, IF/IQ, time/freq domains, modulation)
  • Experience in at least 1 domain beyond logic design. This could be DSP/radio design, software, hi-rel design (e.g. fault analysis & recover), etc.

Apply