1

Internship Rfic Design Engineer Jobs (NOW HIRING)

RFIC Design Summer Intern

San Jose, CA · On-site

$22.50 - $42/hr

This internship offers hands-on experience in silicon RFIC design while working closely with experienced engineers in a collaborative team environment. The intern will contribute to the development ...

RFIC DESIGN ENGINEER (RFIC ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system. Starlink ...

RFIC DESIGN ENGINEER (RFIC ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system. Starlink ...

Qorvo's Internship Program is designed for college students currently enrolled in an accredited ... Final presentation to business leaders Qorvo's RFIC Design Engineering Internships are offered in ...

Qorvo's Internship Program is designed for college students currently enrolled in an accredited ... Final presentation to business leaders Qorvo's RFIC Design Engineering Internships are offered in ...

$150 - $200/hr

RFIC Design Engineer -- mmWave & Sub‑THz Integrated Circuits (Multiple Positions) Overview Design next‑generation RF integrated circuits that enable ultra‑high‑speed interconnects for modern ...

RFIC DESIGN ENGINEER (STARSHIELD SILICON) Starshield leverages SpaceX's Starlink technology and launch capability to support national security efforts. While Starlink is designed for consumer and ...

We are looking for an ambitious, conscientious, and thorough Principal RFIC Design Engineer to join the Qorvo team in Chelmsford, MA. You will work in a fast pace, highly co-operative environment ...

Sr. RFIC Design Engineer , Amazon Leo

Sunnyvale, CA · On-site

$122K - $168K/yr

As Senior RFIC Design Engineer, you will engage with an experienced cross-disciplinary staff to conceive and design innovative product solutions. You will work closely with an internal inter ...

Showing results 21-40

Internship Rfic Design Engineer information

See salary details

$13

$25

$38

How much do internship rfic design engineer jobs pay per hour?

As of Sep 8, 2026, the average hourly pay for internship rfic design engineer in the United States is $25.42, according to ZipRecruiter salary data. Most workers in this role earn between $20.67 and $28.85 per hour, depending on experience, location, and employer.

What is the difference between Internship Rfic Design Engineer vs RFIC Design Engineer?

AspectInternship RFIC Design EngineerRFIC Design Engineer
QualificationsEnrolled in or recent graduate of electrical engineering or related fieldBachelor's or master's in electrical engineering, with specialized RFIC knowledge
Work EnvironmentInternship programs, entry-level projects, supervised tasksFull-time professional role, independent project work, team collaboration
ResponsibilitiesAssisting in RFIC design tasks, learning industry tools, supporting senior engineersDesigning, testing, and optimizing RFICs for communication systems

The main difference between an Internship RFIC Design Engineer and an RFIC Design Engineer lies in experience, responsibilities, and career stage. Internships are designed for students or recent graduates gaining industry exposure, while RFIC Design Engineers are experienced professionals responsible for full project execution.

More about Internship Rfic Design Engineer jobs

What cities are hiring for Internship Rfic Design Engineer jobs?

Cities with the most Internship Rfic Design Engineer job openings:

What are the most commonly searched types of Rfic Design Engineer jobs?

The most popular types of Rfic Design Engineer jobs are:

What states have the most Internship Rfic Design Engineer jobs?

States with the most job openings for Internship Rfic Design Engineer jobs include:

What are popular job titles related to Internship Rfic Design Engineer jobs?

For Internship Rfic Design Engineer jobs, the most frequently searched job titles are:

Infographic showing various Internship Rfic Design Engineer job openings in the United States as of September 2026, with employment types broken down into 1% Internship, 89% Full Time, 7% Part Time, and 3% Contract. Highlights an 81% Physical, 4% Hybrid, and 15% Remote job distribution, with an average salary of $52,867 per year, or $25.4 per hour.

Principal RFIC Design Engineer

Mountain View, CA • On-site

Full-time

Medical, Dental, Vision, Life, Retirement, PTO

Re-posted 7 days ago


Key responsibilities

  • Design mmWave front-end circuit blocks such as PAs, LNAs, phase shifters, VGAs, and mixers.

  • Perform transistor-level schematic design, simulation, and optimization using Cadence Virtuoso.

  • Support silicon bring-up, bench characterization, debugging, and contribute to tapeout preparation and design reviews.


Job description

About Oso Semiconductor

Oso Semiconductor is an early-stage fabless semiconductor company developing next-generation mmWave beamforming technology. Founded by UC Berkeley PhDs, our proprietary RFIC architecture delivers 24x power reduction for phased array systems across satellite communication (SATCOM), 5G, and radar. We've raised Series A funding, secured our first defense and commercial customers, and are preparing to scale the team 3X.

The Role

We're looking for a Principal RFIC Design Engineer to join the core design team. You'll design, simulate, and validate mmWave front-end circuit blocks for our next-generation beamformer chipsincluding LNAs, PAs, phase shifters, VGAs, and complete transceiver signal chains.

This is a senior technical role with significant design ownership. You'll work directly with the founding engineers, contribute to architecture decisions, and see your designs go from schematic to silicon to customer products.

Responsibilities

  • Design mmWave front-end circuit blocks (PAs, LNAs, phase shifters, VGAs, mixers) in advanced CMOS or RFSOI (SiGe and III-V processes are a plus).
  • Perform transistor-level schematic design, simulation, and optimization using Cadence Virtuoso (Spectre, ADE).
  • Conduct full-custom IC layout or direct layout engineers, ensuring DRC/LVS-clean designs at mmWave frequencies.
  • Perform post-layout extraction and EM simulation (Ansys HFSS, EMX, ADS Momentum) to validate performance through parasitics.
  • Collaborate on chip-level architecture and system partitioning for multi-channel beamformer ICs.
  • Support silicon bring-up, bench characterization, and debugging of fabricated chips.
  • Contribute to tapeout preparation, design reviews, and documentation.
  • Mentor junior RFIC designers and contribute to a culture of technical excellence.

Required Qualifications

  • MS + 5 years industry experience or PhD + 2 years industry experience in Electrical Engineering with a focus on RF/mmWave IC design.
  • Demonstrated expertise in at least two of: PA, LNA, phase shifter, VGA, mixer, or frequency multiplier design at mmWave frequencies.
  • Expert proficiency with Cadence EDA suite (Virtuoso, ADE, and Layout) and EM simulation tools (Ansys HFSS, EMX, or ADS Momentum).
  • Experience with at least one full tapeout cycle: schematic to layout to fabrication to bring-up to characterization.
  • Strong understanding of mmWave transmission line theory, matching networks, and on-chip passive design.
  • Track record of published work or shipped products demonstrating circuit design excellence.

Preferred Qualifications

  • Experience with phased array or multi-channel beamformer IC design.
  • Background in SATCOM, 5G NR FR2, or automotive radar mmWave applications.
  • Experience in SOI nodes with high resistivity substrates.
  • Familiar with system-level RF specs: EVM, P1dB, noise figure, IP3, EIRP, and G/T.
  • Experience in a startup or small-team environment with high design ownership.
  • Strong communication skills and ability to present design tradeoffs clearly.

Why Oso Semi?

  • Design ownership: You own blocks from concept to silicon.
  • Small team: Your voice matters in every architecture decision.
  • Cutting-edge process: Advanced nodes for mmWavethe hardest corner of IC design.
  • Meaningful equity: Competitive stock option grant. Early engineers capture real value.
  • UC Berkeley DNA: Founded by PhDs published in IEEE conferences and journals.
  • First Principles Innovation: Multiple patents providing 2-4x reductions in power. 
  • Established Traction: Signed multi-year, high-volume customer agreements in defense  and commercial markets (SATCOM, radar, and 5G).

What We Offer

  • Equity: Stock option grant with 4-year vesting and 1-year cliff.
  • Medical, Dental & Vision: Comprehensive health coverage with employer-sponsored medical, dental, and vision plans.
  • Hybrid Schedule: MondayWednesday in office.
  • Time Off: Unlimited PTO.
  • 401(k): Employer-matched retirement plan.
  • Team Culture: Regular team lunches, events, and celebrations.
  • Life Insurance: Company-paid life insurance.
  • FSA & HSA: Flexible spending and health savings account options available.
  • Commuter Benefits: Pre-tax transit and parking benefits.

Oso Semiconductor is an equal opportunity employer. We consider all qualified applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or any other protected characteristic.