Memory Circuit Design Engineer
Austin, TX · On-site
Memory bit-cell and complex periphery IC layout and automation. * Memory array/IP design, memory ... PhD with 1-2 years of professional experience gained through either internships or full-time ...
Austin, TX · On-site
Memory bit-cell and complex periphery IC layout and automation. * Memory array/IP design, memory ... PhD with 1-2 years of professional experience gained through either internships or full-time ...
Austin, TX · On-site
Memory bit-cell and complex periphery IC layout and automation. * Memory array/IP design, memory ... PhD with 1-2 years of professional experience gained through either internships or full-time ...
Boise, ID · On-site
Coursework, research, or project experience in VLSI Design, Physical Design, Layout Design, Design ... Exposure through coursework, research, or internship experience to semiconductor test chip design ...
Boise, ID · On-site
Coursework, research, or project experience in VLSI Design, Physical Design, Layout Design, Design ... Exposure through coursework, research, or internship experience to semiconductor test chip design ...
Boise, ID · On-site
Coursework, research, or project experience in VLSI Design, Physical Design, Layout Design, Design ... Exposure through coursework, research, or internship experience to semiconductor test chip design ...
Boise, ID · On-site
Coursework, research, or project experience in VLSI Design, Physical Design, Layout Design, Design ... Exposure through coursework, research, or internship experience to semiconductor test chip design ...
San Jose, CA · On-site
$155K - $160K/yr
RC extraction, Static Timing Analysis (STA), IR/EM analysis (IREM), Design Rule Check (DRC), Layout ... Prior internship or professional experience in physical design, circuit design, or related ...
San Jose, CA · On-site
$155K - $160K/yr
RC extraction, Static Timing Analysis (STA), IR/EM analysis (IREM), Design Rule Check (DRC), Layout ... Prior internship or professional experience in physical design, circuit design, or related ...
Indianapolis, IN · On-site
$500/wk
... Book" to include information on projects, vendors, specs, etc. Secondary Focus: Event Operations ... Possesses a working knowledge of design fundamentals, strong intuition of composition and layout ...
Indianapolis, IN · On-site
$500/wk
... Book" to include information on projects, vendors, specs, etc. Secondary Focus: Event Operations ... Possesses a working knowledge of design fundamentals, strong intuition of composition and layout ...
Terre Haute, IN · On-site
... Design Editor and place articles and photos into the layout of The Sycamore yearbook. They are responsible for meeting deadlines for layout designs for the website and for the book form. Specific ...
Terre Haute, IN · On-site
... Design Editor and place articles and photos into the layout of The Sycamore yearbook. They are responsible for meeting deadlines for layout designs for the website and for the book form. Specific ...
San Jose, CA · On-site
$155K - $160K/yr
RC extraction, Static Timing Analysis (STA), IR/EM analysis (IREM), Design Rule Check (DRC), Layout ... Prior internship or professional experience in physical design, circuit design, or related ...
San Jose, CA · On-site
$155K - $160K/yr
RC extraction, Static Timing Analysis (STA), IR/EM analysis (IREM), Design Rule Check (DRC), Layout ... Prior internship or professional experience in physical design, circuit design, or related ...
San Jose, CA · On-site
$110K - $160K/yr
RC extraction, Static Timing Analysis (STA), IR/EM analysis (IREM), Design Rule Check (DRC), Layout ... Prior internship or professional experience in physical design, circuit design, or related ...
San Jose, CA · On-site
$110K - $160K/yr
RC extraction, Static Timing Analysis (STA), IR/EM analysis (IREM), Design Rule Check (DRC), Layout ... Prior internship or professional experience in physical design, circuit design, or related ...
Lafayette, CO · On-site
$40 - $45/hr
Perform detailed document formatting and layout design * Conduct self-reviews and peer reviews for quality assurance * Maintain large, complex documents using InDesign Book features * Collaborate ...
Quick apply
Lafayette, CO · On-site
$40 - $45/hr
Perform detailed document formatting and layout design * Conduct self-reviews and peer reviews for quality assurance * Maintain large, complex documents using InDesign Book features * Collaborate ...
Brookings, SD · On-site
$21 - $23/hr
Our internships and student positions offer hands-on experience, mentorship, and the opportunity to ... Utilize good design methodologies to layout design sets, create pros/cons, and appropriate ...
Brookings, SD · On-site
$21 - $23/hr
Our internships and student positions offer hands-on experience, mentorship, and the opportunity to ... Utilize good design methodologies to layout design sets, create pros/cons, and appropriate ...
Brookings, SD · On-site
$21 - $23/hr
Our internships and student positions offer hands-on experience, mentorship, and the opportunity to ... Utilize good design methodologies to layout design sets, create pros/cons, and appropriate ...
Brookings, SD · On-site
$21 - $23/hr
Our internships and student positions offer hands-on experience, mentorship, and the opportunity to ... Utilize good design methodologies to layout design sets, create pros/cons, and appropriate ...
New York, NY · On-site +1
$16.50 - $22/hr
Strong eye for design, layout, and visual storytelling * Able to translate a specific vision into ... We have two internship sessions - Spring/Summer (January - May/August) and Fall/Winter (June or ...
New York, NY · On-site +1
$16.50 - $22/hr
Strong eye for design, layout, and visual storytelling * Able to translate a specific vision into ... We have two internship sessions - Spring/Summer (January - May/August) and Fall/Winter (June or ...
Burlington, MA · On-site
$140K - $168K/yr
Product Engineering Internship, Electronics Hardware Design (Fall 2026) This Product Engineering ... Provide development teams with feedback on layout tool functionality, user experience, and overall ...
Burlington, MA · On-site
$140K - $168K/yr
Product Engineering Internship, Electronics Hardware Design (Fall 2026) This Product Engineering ... Provide development teams with feedback on layout tool functionality, user experience, and overall ...
Olathe, KS · On-site
$68K - $89K/yr
Provide analysis and input on physical layout design of workspaces for maximum flexibility and ... Outstanding academics (cumulative GPA greater than or equal to 3.5) * Previous work or internship ...
Olathe, KS · On-site
$68K - $89K/yr
Provide analysis and input on physical layout design of workspaces for maximum flexibility and ... Outstanding academics (cumulative GPA greater than or equal to 3.5) * Previous work or internship ...
Bridgeton, MO · On-site
$16 - $20.75/hr
Hussmann interns receive competitive compensation, participate in community stewardship, network ... Responsibilities * Assist with concept layout, design, and development, via 3D & 2D CAD software ...
Bridgeton, MO · On-site
$16 - $20.75/hr
Hussmann interns receive competitive compensation, participate in community stewardship, network ... Responsibilities * Assist with concept layout, design, and development, via 3D & 2D CAD software ...
Olathe, KS · On-site
$67K - $91K/yr
Provide analysis and input on physical layout design of workspaces for maximum flexibility and ... Outstanding academics (cumulative GPA greater than or equal to 3.5) * Previous work or internship ...
Olathe, KS · On-site
$67K - $91K/yr
Provide analysis and input on physical layout design of workspaces for maximum flexibility and ... Outstanding academics (cumulative GPA greater than or equal to 3.5) * Previous work or internship ...
Product Engineering Internship, Electronics Hardware Design (Fall 2026) This Product Engineering ... Provide development teams with feedback on layout tool functionality, user experience, and overall ...
Product Engineering Internship, Electronics Hardware Design (Fall 2026) This Product Engineering ... Provide development teams with feedback on layout tool functionality, user experience, and overall ...
Burlington, MA · On-site
$140K - $168K/yr
Product Engineering Internship, Electronics Hardware Design (Fall 2026) This Product Engineering ... Provide development teams with feedback on layout tool functionality, user experience, and overall ...
Burlington, MA · On-site
$140K - $168K/yr
Product Engineering Internship, Electronics Hardware Design (Fall 2026) This Product Engineering ... Provide development teams with feedback on layout tool functionality, user experience, and overall ...
Olathe, KS · On-site
$67K - $91K/yr
Provide analysis and input on physical layout design of workspaces for maximum flexibility and ... Outstanding academics (cumulative GPA greater than or equal to 3.5) * Previous work or internship ...
Olathe, KS · On-site
$67K - $91K/yr
Provide analysis and input on physical layout design of workspaces for maximum flexibility and ... Outstanding academics (cumulative GPA greater than or equal to 3.5) * Previous work or internship ...
Wichita, KS · On-site
$13.50 - $18/hr
You will assist with the layout, design and writing of our newsletter and other publications, as well as content generation and social media postings. To be successful in this internship, applicants ...
Wichita, KS · On-site
$13.50 - $18/hr
You will assist with the layout, design and writing of our newsletter and other publications, as well as content generation and social media postings. To be successful in this internship, applicants ...
$9.13 - $11.65
9% of jobs
$11.65 - $14.16
8% of jobs
$14.81 is the 25th percentile. Wages below this are outliers.
$14.16 - $16.67
28% of jobs
The median wage is $17.34 / hr.
$16.67 - $19.19
16% of jobs
$20.91 is the 75th percentile. Wages above this are outliers.
$19.19 - $21.70
20% of jobs
$21.70 - $24.21
9% of jobs
$24.21 - $26.73
4% of jobs
$26.73 - $29.24
1% of jobs
$29.24 - $31.75
1% of jobs
$31.75 - $34.27
1% of jobs
$34.27 - $36.78
2% of jobs
$9
$19
$36
| Aspect | Internship Book Layout Design | Book Layout Designer |
|---|---|---|
| Credentials | Typically students or entry-level with basic design skills | Professional certification or experience in book design |
| Work Environment | Internship setting, often in publishing or design firms | Full-time or freelance in publishing, media, or printing industries |
| Employer Usage | Used for training and skill development | Used for professional book production and publishing projects |
Internship Book Layout Design focuses on training and developing skills in book layout within an internship setting, often for students or beginners. Book Layout Designer is a professional role involving creating and refining book layouts for published works. While both roles involve layout skills, internships are entry-level and educational, whereas book layout designers are experienced professionals producing final, publish-ready designs.
Cities with the most Internship Book Layout Design job openings:
The most popular types of Book Layout Design jobs are:
States with the most job openings for Internship Book Layout Design jobs include:
For Internship Book Layout Design jobs, the most frequently searched job titles are:

Austin, TX • On-site
Full-time
Medical, Retirement, PTO
Re-posted 8 days ago
8.7
Based on 147 frontline employees who took The Breakroom Quiz
The world is transforming - and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives. Come join us and do something wonderful.
The Advanced Design (AD) team is part of Intel's larger Design Technology Platform (DTP) Organization and is focused on pathfinding and development of advanced memory technology. These circuits enable best-in-class memory collateral, IP and innovative product design across all generations of Intel process technology. At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the marketplace. Your work will directly enable Intel's internal and external customers to get to the market faster with products that include high-performance, high-density, low-power memory at the leading edge of the technology curve and implemented in Intel's advanced CMOS process technologies.
You will be partnering with and leveraging domain experts across various areas of technology development, EDA vendors and product design teams to develop and deliver high-quality industry-leading memory technology collaterals and to drive circuit innovations that enable next generation high-performance, high-density, low-power embedded memory designs on Intel advanced CMOS process technologies. In this position your responsibilities will include, but may not be limited to:
You must possess the minimum qualifications listed below to interview for this position. Preferred qualifications are not required but may work to your advantage during the interview process.
Minimum Qualifications:
Master degree in Electrical Engineering, Computer Engineering, Electrical and Computer Engineering, or a related discipline, including 4+ years of professional experience gained through either internships or full-time employment Or a PhD in Electrical Engineering, Computer Engineering, Electrical and Computer Engineering, or a related discipline.
Technical Experience:
Preferred Qualifications:
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $122,440.00-232,190.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.Sourced by ZipRecruiter
Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore's Law to bring smart, connected devices to every person on Earth
Manufacturing
10,000+ Employees
Santa Clara, CA, US
1968