ZipRecruiter

Log In

1

Internship Book Layout Design Jobs in Virginia (NOW HIRING)

Fractile

Physical Design Engineer

Bristol, VA · On-site

$80 - $120/hr

Ensure design rule check (DRC), layout vs. schematic (LVS), and other physical verification ... internships. * Familiarity with EDA tools for place & route, STA, and sign‑off. * Basic ...

Pennoni

Intern Civil Engineering

Leesburg, VA · On-site

$18.50 - $24/hr

In our Leesburg office, interns can gain meaningful hands-on exposure to site layout, grading, utility design, stormwater management, permitting, and construction documentation while supporting land ...

Pennoni

Intern Civil Engineering

Leesburg, VA · On-site

$18.50 - $24/hr

In our Leesburg office, interns can gain meaningful hands-on exposure to site layout, grading, utility design, stormwater management, permitting, and construction documentation while supporting land ...

Thompson & Litton Inc

Civil Design Engineer

Radford, VA · On-site

$63K - $79K/yr

You will: * Infrastructure & Site Design: Assist in the design and layout of municipal ... Any academic coursework, internships, or prior work experience in water and wastewater systems is ...

ECS Ltd

Geotechnical Internship (Level 2)

Roanoke, VA · On-site

$18 - $22/hr

Performs boring and test pit layout using surveying and GPS equipment * Observes and classifies ... ECS is currently ranked #60 in Engineering News-Record's Top 500 Design Firms (April 2026), #148 in ...

ECS Ltd

Geotechnical Internship (Level 2)

Roanoke, VA · On-site

$18 - $22/hr

Performs boring and test pit layout using surveying and GPS equipment * Observes and classifies ... ECS is currently ranked #60 in Engineering News-Record's Top 500 Design Firms (April 2026), #148 in ...

ECS Limited

Geotechnical Internship (Level 2)

Roanoke, VA · On-site

$18 - $22/hr

Performs boring and test pit layout using surveying and GPS equipment * Observes and classifies ... ECS is currently ranked #60 in Engineering News-Record's Top 500 Design Firms (April 2026), #148 in ...

next page

Showing results 1-20

All JobsBook Layout Design JobsInternship Book Layout Design JobsInternship Book Layout Design Jobs in Virginia

Internship Book Layout Design information

What is an internship in book layout design?

An Internship in Book Layout Design is a temporary position, typically for students or recent graduates, where individuals gain hands-on experience in arranging text, images, and other elements within a book. Interns learn about design principles, typesetting, and publishing software such as Adobe InDesign. This role provides practical exposure to the publishing industry and helps develop skills needed for a career in graphic or book design. Interns often work under the guidance of experienced designers and may contribute to both print and digital book projects.

What can I expect from the collaboration process with editors and authors during a book layout design internship?

As a Book Layout Design intern, you'll regularly interact with editors and authors to ensure that the visual presentation aligns with the book's content and vision. You'll often participate in feedback sessions, where you'll need to interpret and implement revisions based on editorial or author input while maintaining design standards. This collaborative process helps you develop strong communication skills and teaches you how to balance creative ideas with practical publishing requirements. It's a great way to gain experience working in cross-functional teams within the publishing industry.

What are the key skills and qualifications needed to thrive as an internship book layout designer, and why are they important?

To thrive as an Internship Book Layout Designer, you need a solid understanding of design principles, typography, and familiarity with publishing standards, typically supported by coursework or a portfolio in graphic design. Proficiency in industry-standard tools such as Adobe InDesign, Photoshop, and Illustrator is commonly required. Attention to detail, creativity, and effective communication are important soft skills that help in collaborating with authors and editors. These abilities ensure that books are visually appealing, readable, and professionally presented, which is critical for successful publication.

What is the difference between Internship Book Layout Design vs Book Layout Designer?

AspectInternship Book Layout DesignBook Layout Designer
CredentialsTypically students or entry-level with basic design skillsProfessional certification or experience in book design
Work EnvironmentInternship setting, often in publishing or design firmsFull-time or freelance in publishing, media, or printing industries
Employer UsageUsed for training and skill developmentUsed for professional book production and publishing projects

Internship Book Layout Design focuses on training and developing skills in book layout within an internship setting, often for students or beginners. Book Layout Designer is a professional role involving creating and refining book layouts for published works. While both roles involve layout skills, internships are entry-level and educational, whereas book layout designers are experienced professionals producing final, publish-ready designs.

What are the most commonly searched types of Book Layout Design jobs in Virginia?

The most popular types of Book Layout Design jobs in Virginia are:

What are popular job titles related to Internship Book Layout Design jobs in Virginia?

For Internship Book Layout Design jobs in Virginia, the most frequently searched job titles are:

What job categories do people searching Internship Book Layout Design jobs in Virginia look for?

The top searched job categories for Internship Book Layout Design jobs in Virginia are:

What cities in Virginia are hiring for Internship Book Layout Design jobs?

Cities in Virginia with the most Internship Book Layout Design job openings:

Internship Book Layout Design jobs near you

Physical Design Engineer

Fractile

Bristol, VA • On-site

$80 - $120/hr

Other

Posted 19 days ago

Job description

Fractile’s mission is to enable a new chapter in the AI revolution. We’re pioneering AI innovation where hardware and software join to create something extraordinary, unlocking the power of the world’s largest language models with speed increases of x100. Our team is rapidly expanding, and we're searching for visionary engineers, scientists, and thinkers who share our passion for pushing boundaries and redefining what's possible. If you're ready to join a dynamic group of innovators shaping AI's future, we want to hear from you!

We are seeking a Physical Design Engineer to contribute to our next‑generation chip designs. As a Physical Design Engineer, you will support the implementation of complex IC physical designs, from synthesis to sign‑off. You will collaborate with cross‑functional teams, including logic design, verification, and process technology, to optimise performance, power, and area (PPA) while ensuring design integrity and manufacturability.

Key Responsibilities:
  • Support the physical implementation of ASIC/SoC designs, including floor planning, placement, clock tree synthesis (CTS), routing, and sign‑off.
  • Work on synthesis, timing analysis (STA), and optimisation to achieve strong PPA metrics.
  • Assist in power planning and analysis, addressing IR drop, electromigration, and related effects.
  • Ensure design rule check (DRC), layout vs. schematic (LVS), and other physical verification compliance.
  • Collaborate with DFT engineers to integrate design‑for‑test (DFT) structures into the physical implementation.
  • Develop flows in EDA tools such as Cadence Innovus, Synopsys Fusion Compiler, Mentor Graphics Calibre, and others.
  • Work closely with RTL and architecture teams to support design feasibility, constraints, and physical‑aware RTL design.
  • Work with advanced AI tools and models to improve productivity, analysis, and design quality.
Preferred Qualifications:
  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
  • 0–5 years of experience in physical design for advanced technology nodes (e.g., 7nm, 5nm, or below), including internships.
  • Familiarity with EDA tools for place & route, STA, and sign‑off.
  • Basic understanding of CMOS technology, semiconductor physics, and process limitations.
  • Exposure to timing closure, signal integrity, IR drop analysis, and formal verification.
  • Proficiency in scripting languages like TCL, Perl, or Python for automation is a plus.
  • Excellent problem‑solving skills, communication, and teamwork in a collaborative design environment.
  • Interest in working with advanced AI tools and models as part of the design workflow.
  • Experience or coursework in high‑performance computing (HPC), AI accelerators, or networking chips is a plus.
#J-18808-Ljbffr

Apply