ZipRecruiter

Log In

1

Freelance Asic Rtl Design Engineer Jobs in Rochester, NY

Fermilab

Jr. ASIC Design Engineer

Batavia, NY · Hybrid

$70K - $93K/yr

We are looking for a Junior ASIC Design Engineer to lead and contribute to research activities and engineering work focused on developing custom instrumentation for extreme radiation and/or cryogenic ...

next page

Showing results 1-20

All JobsAsic Rtl Design Engineer JobsFreelance Asic Rtl Design Engineer JobsFreelance Asic Rtl Design Engineer Jobs in Rochester, NY

Freelance Asic Rtl Design Engineer information

See Rochester, NY salary details

$14

$47

$130

How much do freelance asic rtl design engineer jobs pay per hour?

As of Sep 11, 2026, the average hourly pay for freelance asic rtl design engineer in Rochester, NY is $47.07, according to ZipRecruiter salary data. Most workers in this role earn between $23.94 and $60.96 per hour, depending on experience, location, and employer.

Are freelance ASIC RTL design engineers in demand?

Freelance ASIC RTL design engineers are in demand due to the growing need for custom chip development in industries like telecommunications, AI, and consumer electronics. Skills in hardware description languages such as Verilog or VHDL, along with experience in FPGA prototyping, enhance employability in this flexible work arrangement.

How much does a Freelance ASIC RTL Design Engineer make?

Freelance ASIC RTL Design Engineers typically earn between $50 and $150 per hour, depending on experience, project complexity, and location. Rates can vary based on expertise in hardware description languages like Verilog or VHDL and familiarity with FPGA or ASIC design tools.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Rochester, NY?

The most popular types of Asic Rtl Design Engineer jobs in Rochester, NY are:

What are popular job titles related to Freelance Asic Rtl Design Engineer jobs in Rochester, NY?

For Freelance Asic Rtl Design Engineer jobs in Rochester, NY, the most frequently searched job titles are:

What job categories do people searching Freelance Asic Rtl Design Engineer jobs in Rochester, NY look for?

The top searched job categories for Freelance Asic Rtl Design Engineer jobs in Rochester, NY are:

What cities near Rochester, NY are hiring for Freelance Asic Rtl Design Engineer jobs?

Cities near Rochester, NY with the most Freelance Asic Rtl Design Engineer job openings:

Freelance Asic Rtl Design Engineer jobs near you

RTL Design Engineer

Rochester, NY • On-site

Advanced Micro Devices, Inc
Computer and Electronic Product Manufacturing • 5 - 10K employees
Learn more about Advanced Micro Devices, Incexternal

$126K/yr

Full-time

Posted 24 days ago

Key responsibilities

  • Own top-level RTL design and analog macro integration for mixed-signal power management IC

  • Drive timing closure and ECO support through tape-out, including creating and reviewing timing constraints and managing tradeoffs

  • Partner with verification, analog, firmware, and physical design teams to validate models, debug failures, and support post-silicon bring-up

Advanced Micro Devices rating

8.6

Company rating: 8.6 out of 10

Based on 13 frontline employees who took The Breakroom Quiz

Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.
At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we're looking for talent who feel the same: people who want to leave the planet better than they found it, those who don't shy away from humanity's challenges but are determined to help solve them.
AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you're designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger - technology that moves the world forward.
THE ROLE:
The focus of this role is to own the top-level RTL design and integration of AMD's mixed-signal power management IP, and to drive that design through timing closure and tape-out in partnership with our physical design and verification teams.
THE PERSON:
You have a passion for digital design, mixed-signal integration, and silicon that works for the first time. You are a team player with excellent communication skills and experience collaborating with design, analog, firmware, and physical design teams. You have strong analytical and problem-solving skills, and you are ready to take ownership of hard problems.
KEY RESPONSIBILITIES:
Top-Level SOC Design
  • Own top-level RTL design and analog macro integration for mixed-signal power management IC
  • Partner with analog macro teams on block integration, including bring-up and debug of analog behavioral models in the digital simulation environment
  • Author micro-architecture specifications in partnership with Architecture and Firmware

Physical Design, Timing & Design Quality
  • Act as primary interface between RTL design and the Physical Design / timing closure team
  • Create and review timing constraints (SDC), including analog macro boundaries and clock-domain crossings
  • Drive timing closure and ECO support through tape-out; manage area, power, and floorplan tradeoffs with PD
  • Own RTL signoff before each release to PD: lint, CDC/RDC, synthesis QoR, and connectivity checks

Verification & Bring-Up
  • Partner with the verification team to define and review test plans and coverage goals
  • Validate analog behavioral models against analog design intent for functionality and timing, and drive discrepancies to resolution with the Analog team
  • Debug block- and system-level simulation failures to root cause
  • Support post-silicon bring-up and silicon-to-RTL correlation

Collaboration
  • Work across Analog, Firmware, Systems Engineering, and Architecture teams
  • Mentor junior engineers and lead design reviews

PREFERRED EXPERIENCE
  • RTL design in SystemVerilog, with ownership of blocks or subsystems through tape-out
  • Hands-on experience with timing constraints (SDC) development and timing closure on production silicon
  • Proficiency with synthesis, lint, and CDC/RDC tools and their integration into a design flow
  • Strong scripting skills in Python and TCL
  • Top-level SOC or chip-level integration ownership on a mixed-signal device
  • Integration and debug of analog behavioral models (Verilog-AMS, real-number/wreal modeling) in a digital simulation environment
  • Low-power design methodology and UPF-based power intent
  • Familiarity with standard control interfaces used in power management (I²C, SPI, APB, SVID/PMBus)
  • Post-silicon bring-up and debug experience, including silicon-to-RTL correlation

ACADEMIC CREDENTIALS:
  • Bachelors or master's in electrical/computer engineering

This role is not eligible for visa sponsorship.
#LI-DP1
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here.
This posting is for an existing vacancy.

What Advanced Micro Devices employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Apply