FPGA Design Engineer
$70.20K - $105.30K/yr
Requirements: - Strong working knowledge of VHDL coding - Experience with RTL simulation ... programming in Linux - CAD schematic capture The University of Rochester is committed to fostering ...
$70.20K - $105.30K/yr
Requirements: - Strong working knowledge of VHDL coding - Experience with RTL simulation ... programming in Linux - CAD schematic capture The University of Rochester is committed to fostering ...
$70.20K - $105.30K/yr
Requirements: - Strong working knowledge of VHDL coding - Experience with RTL simulation ... programming in Linux - CAD schematic capture The University of Rochester is committed to fostering ...
Rochester, NY · On-site
$70.20K - $105.30K/yr
Requirements: - Strong working knowledge of VHDL coding - Experience with RTL simulation ... programming in Linux - CAD schematic capture The University of Rochester is committed to fostering ...
Rochester, NY · On-site
$70.20K - $105.30K/yr
Requirements: - Strong working knowledge of VHDL coding - Experience with RTL simulation ... programming in Linux - CAD schematic capture The University of Rochester is committed to fostering ...
Rochester, NY · On-site
AMD, Inc., is hiring MTS Silicon Design Engineer to Research, design, develop, and/or test ... Debugging firmware and RTL code using simulation tools. #LI-AM4 Benefits offered are described: AMD ...
Rochester, NY · On-site
AMD, Inc., is hiring MTS Silicon Design Engineer to Research, design, develop, and/or test ... Debugging firmware and RTL code using simulation tools. #LI-AM4 Benefits offered are described: AMD ...
Rochester, NY · Hybrid
$106.50K - $197.50K/yr
FPGA/ASIC RTL Design experience. * Proficiency in Object Oriented Programming(C++, JAVA). * Proven proficiency in FPGA/ASIC verification using SystemVerilog. * Working knowledge of UVM/OVM ...
Rochester, NY · Hybrid
$106.50K - $197.50K/yr
FPGA/ASIC RTL Design experience. * Proficiency in Object Oriented Programming(C++, JAVA). * Proven proficiency in FPGA/ASIC verification using SystemVerilog. * Working knowledge of UVM/OVM ...
$128.30K - $164.80K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
$128.30K - $164.80K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
$128.30K - $164.80K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
$128.30K - $164.80K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Rochester, NY · On-site
$128.30K - $164.80K/yr
Successful candidates must have experience with RTL development using VHDL, as well as FPGA ... design • Experience with TCL or Python scripting languages • Working knowledge and experience ...
Rochester, NY · On-site
$128.30K - $164.80K/yr
Successful candidates must have experience with RTL development using VHDL, as well as FPGA ... design • Experience with TCL or Python scripting languages • Working knowledge and experience ...
$129.10K - $165.80K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Quick apply
$129.10K - $165.80K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Rochester, NY · Hybrid
$90.50K - $168.50K/yr
Equivalent experience in ASIC design is also applicable. 11: Broad experience in embedded system ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Rochester, NY · Hybrid
$90.50K - $168.50K/yr
Equivalent experience in ASIC design is also applicable. 11: Broad experience in embedded system ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Rochester, NY · Hybrid
$90.50K - $168.50K/yr
Equivalent experience in ASIC design is also applicable. 11: Broad experience in embedded system ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Rochester, NY · Hybrid
$90.50K - $168.50K/yr
Equivalent experience in ASIC design is also applicable. 11: Broad experience in embedded system ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Rochester, NY · On-site +1
$92.50K - $171.50K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Rochester, NY · On-site +1
$92.50K - $171.50K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Rochester, NY · On-site +1
$92.50K - $171.50K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Rochester, NY · On-site +1
$92.50K - $171.50K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Holley, NY · On-site +1
$92.50K - $171.50K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Holley, NY · On-site +1
$92.50K - $171.50K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Rochester, NY · On-site +1
$92.50K - $171.50K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Rochester, NY · On-site +1
$92.50K - $171.50K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Rochester, NY · On-site +1
$92.50K - $171.50K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Rochester, NY · On-site +1
$92.50K - $171.50K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Byron, NY · On-site +1
$92.50K - $171.50K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Byron, NY · On-site +1
$92.50K - $171.50K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Fairport, NY · On-site +1
$92.50K - $171.50K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Fairport, NY · On-site +1
$92.50K - $171.50K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Rush, NY · On-site +1
$92.50K - $171.50K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
Rush, NY · On-site +1
$92.50K - $171.50K/yr
... focused digital design and verification engineers to support our development of tactical ... Successful candidates must have experience with RTL development using VHDL, as well as FPGA ...
$121.10K - $159.60K/yr
Experience with software architecture, open architecture, and software design * Experience with ... CPU cache behavior, concurrency, and network I/O optimization. * Experience working with digital ...
$121.10K - $159.60K/yr
Experience with software architecture, open architecture, and software design * Experience with ... CPU cache behavior, concurrency, and network I/O optimization. * Experience working with digital ...
Rochester, NY · On-site
$80K - $135K/yr
Experience with software architecture, open architecture, and software design * Experience with ... CPU cache behavior, concurrency, and network I/O optimization. * Experience working with digital ...
Rochester, NY · On-site
$80K - $135K/yr
Experience with software architecture, open architecture, and software design * Experience with ... CPU cache behavior, concurrency, and network I/O optimization. * Experience working with digital ...
$40K - $50.6K
2% of jobs
$50.6K - $61.2K
11% of jobs
$66.8K is the 25th percentile. Wages below this are outliers.
$61.2K - $71.7K
23% of jobs
The median wage is $78.6K / yr.
$71.7K - $82.3K
22% of jobs
$82.3K - $92.9K
17% of jobs
$93.2K is the 75th percentile. Wages above this are outliers.
$92.9K - $103.5K
9% of jobs
$103.5K - $114.1K
6% of jobs
$114.1K - $124.7K
3% of jobs
$124.7K - $135.3K
3% of jobs
$135.3K - $145.9K
2% of jobs
$145.9K - $156.5K
1% of jobs
$40K
$87K
$156.5K
| Aspect | Cpu Rtl Design Engineer | Cpu Verification Engineer |
|---|---|---|
| Primary Focus | Designing and developing RTL code for CPU components | Verifying and testing RTL designs for correctness |
| Skills & Certifications | HDL languages (Verilog/VHDL), FPGA/ASIC design experience | HDL, testbench development, simulation tools |
| Work Environment | Design teams, hardware development labs | Verification teams, simulation environments |
| Industry Usage | Semiconductor companies, CPU design firms | ASIC/FPGA verification, chip validation |
While both roles require HDL knowledge and work within hardware design environments, Cpu Rtl Design Engineers focus on creating the RTL code for CPU components, whereas Cpu Verification Engineers concentrate on testing and validating those designs to ensure functionality and performance.

$70.20K - $105.30K/yr
Full-time
Posted yesterday
8.3
Based on 178 frontline employees who took The Breakroom Quiz
92nd of 528 rated colleges and universities
As a community, the University of Rochester is defined by a deep commitment to Meliora - Ever Better. Embedded in that ideal are the values we share: equity, leadership, integrity, openness, respect, and accountability. Together, we will set the highest standards for how we treat each other to ensure our community is welcoming to all and is a place where all can thrive.
Job Location (Full Address):
250 East River Rd, Rochester, New York, United States of America, 14623Opening:
Worker Subtype:
RegularTime Type:
Full timeScheduled Weekly Hours:
40Department:
250548 LLE-Laboratory for Laser EnergWork Shift:
UR - Day (United States of America)Range:
UR URG 112Compensation Range:
$70,197.00 - $105,295.00The referenced pay range represents the minimum and maximum compensation for this job. Individual annual salaries/hourly rates will be set within the job's compensation range, and will be determined by considering factors including, but not limited to, market data, education, experience, qualifications, expertise of the individual, and internal equity considerations.
Responsibilities:
The Laboratory for Laser Energetics (LLE) of the University of Rochester is a unique national resource for research and education in science and technology focusing on using lasers to initiate fusion and high energy density physics.Requirements:
- Strong working knowledge of VHDL coding
- Experience with RTL simulation
- Familiarity with circuit design, development, and troubleshooting
Desired skills or experience includes:
- Experience with AMD/Xilinx Vivado or ISE
- Familiarity with high-speed transceivers used in PCIe or fiber optics
- Embedded programming in Linux
- CAD schematic capture
The University of Rochester is committed to fostering, cultivating, and preserving an inclusive and welcoming culture to advance the University's Mission to Learn, Discover, Heal, Create - and Make the World Ever Better. In support of our values and those of our society, the University is committed to not discriminating on the basis of age, color, disability, ethnicity, gender identity or expression, genetic information, marital status, military/veteran status, national origin, race, religion, creed, sex, sexual orientation, citizenship status,or any other characteristic protected by federal, state, or local law (Protected Characteristics). This commitment extends to non-discrimination in the administration of our policies, admissions, employment, access, and recruitment of candidates, for all persons consistent with our values and based on applicable law.
Get the full story on Breakroom
Sourced by ZipRecruiter
Colleges, universities, and professional schools
10,000+ Employees
Rochester, NY, US
1850