2

Entry Level Asic Rtl Design Engineer Jobs in Baltimore, MD

Dewberry is seeking an Entry Level Transportation Engineer to join our Transportation Group in our ... design of horizontal and vertical alignments, drainage systems, erosion and sediment control ...

Hardware Engineer

Annapolis Junction, MD

$126.20K - $166.50K/yr

S. government. During the analysis, engineers will identify common hardware structures like ... Are proficient with ASIC, FPGA, or SOC design tools (Quartus, Vivado, ISE, etc.) ? ? ?Are ...

Dewberry's Baltimore, MD office is currently seeking an Entry Level Water Resources Engineer to perform a technical role under the direction of a project engineer/manager for a wide range of design ...

next page

Showing results 1-20

Entry Level Asic Rtl Design Engineer information

See Baltimore, MD salary details

$93.4K

$149.2K

$200.7K

How much do entry level asic rtl design engineer jobs pay per year?

As of May 31, 2026, the average yearly pay for entry level asic rtl design engineer in Baltimore, MD is $149,240.00, according to ZipRecruiter salary data. Most workers in this role earn between $130,700.00 and $178,900.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as an Entry Level ASIC RTL Design Engineer, and why are they important?

To thrive as an Entry Level ASIC RTL Design Engineer, you need a solid background in digital logic design, computer architecture, and proficiency in hardware description languages like Verilog or VHDL, typically supported by a degree in electrical or computer engineering. Familiarity with EDA tools such as Synopsys or Cadence, and understanding of simulation, synthesis, and verification flows are commonly required. Strong problem-solving abilities, attention to detail, and effective teamwork and communication skills help individuals excel in this role. These skills enable accurate and efficient hardware design, seamless integration with larger teams, and successful delivery of complex semiconductor products.

What are some typical challenges faced by Entry Level ASIC RTL Design Engineers in their first year, and how can they overcome them?

Entry Level ASIC RTL Design Engineers often encounter challenges such as understanding complex design specifications, learning company-specific design flows and tools, and debugging RTL code efficiently. Collaborating closely with senior engineers and participating in code reviews can accelerate learning and help address these challenges. Additionally, taking initiative to study relevant documentation and seeking feedback regularly will help new engineers build confidence and technical competence in their role.

What does an Entry Level ASIC RTL Design Engineer do?

An Entry Level ASIC RTL (Register Transfer Level) Design Engineer is responsible for designing and developing the digital logic that forms the core of Application Specific Integrated Circuits (ASICs). They use hardware description languages like Verilog or VHDL to create and simulate circuit designs based on functional specifications. Their tasks often include coding, debugging, verification, and collaborating with senior engineers to ensure the design meets performance, power, and area requirements. This role is essential for bringing complex digital systems from concept to physical implementation in products such as processors, networking chips, and other specialized electronics.

What is the difference between Entry Level Asic Rtl Design Engineer vs Digital Design Engineer?

AspectEntry Level Asic Rtl Design EngineerDigital Design Engineer
Required CredentialsBachelor's in Electrical Engineering or Computer Engineering; knowledge of HDL (Verilog/VHDL)Bachelor's in Electrical Engineering, Computer Engineering, or related; HDL knowledge often required
Work EnvironmentSemiconductor companies, chip design teams, hardware development labsElectronics companies, integrated circuit design teams, hardware development labs
Industry UsagePrimarily in ASIC/FPGA chip designIn digital hardware design across various sectors including consumer electronics and telecom

While both roles involve digital hardware design and HDL skills, the Entry Level Asic Rtl Design Engineer focuses specifically on ASIC chip development, whereas the Digital Design Engineer may work on a broader range of digital systems, including FPGA and other digital hardware projects.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Baltimore, MD? The most popular types of Asic Rtl Design Engineer jobs in Baltimore, MD are:
Infographic showing various Entry Level Asic Rtl Design Engineer job openings in Baltimore, MD as of May 2026, with employment types broken down into 100% Full Time. Highlights an 100% In-person job distribution, with an average salary of $149,240 per year, or $71.8 per hour.
System/Software Engineer (Chip Development)

System/Software Engineer (Chip Development)

Fuse Engineering LLC

Fort George G Meade, MD • On-site

$191.90K - $227.40K/yr

Other

Posted 3 days ago


Job description

Description

 We are looking for a skilled Systems Engineer with hands-on experience in VHDL-based chip development to support the design, integration, and testing of complex digital systems. This role bridges the gap between high-level system requirements and detailed hardware implementation, contributing to end-to-end development of custom digital solutions.

Key Responsibilities:

  • Analyze system requirements and translate them into hardware architecture and specifications.
     
  • Design, develop, and verify digital hardware using VHDL.
     
  • Collaborate with hardware and software teams to ensure seamless integration across platforms.
     
  • Conduct simulations, synthesis, and timing analysis to validate design functionality and performance.
     
  • Support hardware bring-up, debugging, and system-level testing.

Requirements

TS SCI w/ Polygraph Clearance Required


Required Qualifications:

  • Strong experience in digital system design using VHDL.
     
  • Demonstrated expertise in FPGA or ASIC development processes.
     
  • Familiarity with simulation tools such as ModelSim and synthesis tools (e.g., Synopsys, Xilinx Vivado).
     
  • Ability to work from system-level requirements to detailed design and implementation.
     

Preferred Qualifications:

  • Experience with Verilog and mixed-language design environments.
     
  • Background in embedded systems or system-on-chip (SoC) design.
     
  • Familiarity with industry-standard protocols (e.g., SPI, I2C, UART, Ethernet).
     
  • Exposure to system-level tools such as MATLAB, Simulink, or scripting languages (Python, TCL).