Design Verification Engineer
San Francisco, CA · On-site
$160K - $195K/yr
This role is for a DV engineer who will enable us to produce fully functional first silicon for IP ... DDR is a plus but not required Knowledge of formal verification methodology is a plus but not ...