ZipRecruiter

Log In

1

Cpu Rtl Design Engineer Jobs in Los Angeles, CA (NOW HIRING)

Apple

Wireless SoC Design Engineer

Los Angeles, CA · On-site

$122K - $214K/yr

... RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW ... Description In this role you will work on a small team designing CPU-based subsystems for high ...

Apple

Wireless SoC Design Engineer

Los Angeles, CA · On-site

$175K - $308K/yr

... RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW ... Description In this role you will work on a small team designing CPU-based subsystems for high ...

Apple

Wireless SoC Design Engineer

Los Angeles, CA · On-site

$175K - $308K/yr

... RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW ... Description In this role you will work on a small team designing CPU-based subsystems for high ...

Apple

RFIC - PLL Design Engineer

Irvine, CA · On-site

$216K/yr

... VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. As Sr. RFIC - PLL Design Engineer within the Wireless Radio team, you will be at the ...

Apple

RFIC - PLL Design Engineer

Irvine, CA · On-site

$216K/yr

... VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. As Sr. RFIC - PLL Design Engineer within the Wireless Radio team, you will be at the ...

Apple

RFIC Design Engineer

Irvine, CA · On-site

... RTL design and integration, Emulation, Design Verification, Test and Validation and FW/SW engineering! As an RFIC Design Engineer within the Wireless Radio team, you will be at the center of a ...

SpaceX

Sr. ASIC Design Engineer (Starshield)

Hawthorne, CA · On-site

$160K - $225K/yr

Define micro-architecture, implement the RTL in Verilog/System Verilog, integrate that in top level ... Experience with multicore CPU subsystem design. * Experience with standard bus protocols (e.g. AXI ...

Apple

RFIC Design Engineer

Irvine, CA · On-site

... RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering! As an engineer within the Wireless Radio team, you will be at the center of a wireless SoC ...

previous page

Showing results 41-60

All JobsCpu Rtl Design Engineer JobsCpu Rtl Design Engineer Jobs in Los Angeles, CA

Cpu Rtl Design Engineer information

See Los Angeles, CA salary details

$43.6K

$95K

$170.8K

How much do cpu rtl design engineer jobs pay per year?

As of Sep 1, 2026, the average yearly pay for cpu rtl design engineer in Los Angeles, CA is $94,982.00, according to ZipRecruiter salary data. Most workers in this role earn between $73,300.00 and $106,100.00 per year, depending on experience, location, and employer.

What is a CPU RTL design engineer?

CPU RTL (Register Transfer Level) Design Engineers are specialized hardware engineers who design, implement, and verify the digital logic that forms the core of computer processors. They use hardware description languages like Verilog or VHDL to create and simulate the functional blocks of CPUs, ensuring correct operation and optimal performance. Their work involves close collaboration with architecture, verification, and physical design teams to bring processor designs from conception to silicon. They also debug and optimize designs to meet power, speed, and area goals.

What are the key skills and qualifications needed to thrive as a CPU RTL design engineer?

To thrive as a CPU RTL Design Engineer, you need a strong background in digital logic design, computer architecture, and proficiency in hardware description languages like Verilog or VHDL, typically supported by a degree in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys or Cadence, and experience with simulation, synthesis, and verification methodologies are essential. Strong problem-solving skills, attention to detail, and effective teamwork are crucial soft skills for success in this role. These competencies enable the accurate implementation, debugging, and optimization of complex CPU designs, ensuring performance and reliability in final hardware products.

What are some common challenges faced by CPU RTL design engineers when collaborating with verification and architecture teams?

CPU RTL Design Engineers often work closely with both verification and architecture teams to ensure that the design meets functional and performance requirements. A common challenge is ensuring clear communication of design intent and handling feedback from verification regarding corner cases or bugs. Balancing architectural changes with design timelines and maintaining synchronization across multiple teams can be demanding. Successful engineers proactively document their work, participate in regular sync-ups, and are open to iterative improvements based on collaborative feedback.

What is the difference between Cpu Rtl Design Engineer vs Cpu Verification Engineer?

AspectCpu Rtl Design EngineerCpu Verification Engineer
Primary FocusDesigning and developing RTL code for CPU componentsVerifying and testing RTL designs for correctness
Skills & CertificationsHDL languages (Verilog/VHDL), FPGA/ASIC design experienceHDL, testbench development, simulation tools
Work EnvironmentDesign teams, hardware development labsVerification teams, simulation environments
Industry UsageSemiconductor companies, CPU design firmsASIC/FPGA verification, chip validation

While both roles require HDL knowledge and work within hardware design environments, Cpu Rtl Design Engineers focus on creating the RTL code for CPU components, whereas Cpu Verification Engineers concentrate on testing and validating those designs to ensure functionality and performance.

What are popular job titles related to Cpu Rtl Design Engineer jobs in Los Angeles, CA?

For Cpu Rtl Design Engineer jobs in Los Angeles, CA, the most frequently searched job titles are:

What job categories do people searching Cpu Rtl Design Engineer jobs in Los Angeles, CA look for?

The top searched job categories for Cpu Rtl Design Engineer jobs in Los Angeles, CA are:

What cities near Los Angeles, CA are hiring for Cpu Rtl Design Engineer jobs?

Cities near Los Angeles, CA with the most Cpu Rtl Design Engineer job openings:

Cpu Rtl Design Engineer jobs near you
Infographic showing various Cpu Rtl Design Engineer job openings in Los Angeles, CA as of August 2026, with employment types broken down into 1% Internship, 86% Full Time, 8% Part Time, and 5% Contract. Highlights an 85% Physical, 5% Hybrid, and 10% Remote job distribution, with an average salary of $94,982 per year, or $45.7 per hour.

Wireless SoC Design Engineer

Apple

Los Angeles, CA • On-site

$122K - $214K/yr

Full-time

Medical, Dental, Retirement

Re-posted 8 days ago

Apple rating

8.1

Company rating: 8.1 out of 10

Based on 680 frontline employees who took The Breakroom Quiz

6th of 30 rated technology retailers

Job description

Come and join Apple’s growing wireless silicon development team. Our wireless SoC organization is responsible for all aspects of wireless silicon development, emphasizing highly energy-efficient design and new technologies that transform the user experience at the product level. All of this is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. If you enjoy a fast-paced and challenging environment, collaborate with people across different functional areas, and thrive during crisis times, we encourage you to apply.
Description
In this role you will work on a small team designing CPU-based subsystems for high performance, low power wireless SoCs. As a member of the team, you will work closely with SoC architects and IP developers to develop SoCs that meet the power, performance, and area goals for Apple devices, with a particular focus on low power metrics. You will engage in hardware/software/power partitioning discussions alongside software, firmware, and platform engineering teams. You will integrate industry standard and custom hardware IPs into SoCs. This is a highly visible role, where you will be at the center of the ASIC design efforts, collaborating with all fields, with a critical impact in getting leading-edge products launched to delight millions of customers.","responsibilities":"Writing micro-architecture and design specifications.
Coding design in SystemVerilog following established design guidelines, owning all aspects of RTL development design.
Integrate IP blocks and optimize memories/hard macros required for the block.
Supporting verification efforts at multiple levels.
Checking your design with industry standard static tools such as LINT, CDC, RDC.
Analyzing and optimizing area, timing, and power.
Collaborate with multi-disciplinary groups to make sure designs are delivered on time and with the highest quality by incorporating proper checks at every stage of the design process.
Preferred Qualifications
MSEE with some years of industry experience
Shown experience writing micro-architecture specifications and converting them to design
Exposure to design methodologies and industry standard EDA tools.
Experience with AXI/AHB bus fabric and processor sub-systems.
Understanding of UPF and low-power design & implementation techniques.
Self-starter and willingness to learn.
Minimum Qualifications
Minimum requirement of a bachelors degree.
Familiarity with the ASIC design flow.
Knowledge of digital design, SoC architecture, and HDL languages like Verilog.
Pay & Benefits
At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $122,700 and $214,300, and your base pay will depend on your skills, qualifications, experience, and location.
Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits
Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

What Apple employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Apple logo

About Apple

Sourced by ZipRecruiter

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same real passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it.

Industry

Computer and electronic product manufacturing

Company size

10,000+ Employees

Headquarters location

Cupertino, CA, US

Year founded

1976

View All Apple Jobs

Apply