RTL Design Engineer
Dallas, TX ยท On-site
RTL Design Engineer Location: Santa Clara, CA/Remote Minimum 10 years of strong experience in Digital design at RTL level using Verilog/System Verilog Experience in developing micro architectural ...
Dallas, TX ยท On-site
RTL Design Engineer Location: Santa Clara, CA/Remote Minimum 10 years of strong experience in Digital design at RTL level using Verilog/System Verilog Experience in developing micro architectural ...
Dallas, TX ยท On-site
RTL Design Engineer Location: Santa Clara, CA/Remote Minimum 10 years of strong experience in Digital design at RTL level using Verilog/System Verilog Experience in developing micro architectural ...
RTL Design / Digital (Logic) Design Engineer Locations: Bay Area , Austin, Dallas The role is ... Strong experience with UVM based verification, setting up co-simulation environments with ARM CPU ...
RTL Design / Digital (Logic) Design Engineer Locations: Bay Area , Austin, Dallas The role is ... Strong experience with UVM based verification, setting up co-simulation environments with ARM CPU ...
Richardson, TX ยท On-site
$106K - $184K/yr
We are seeking a experienced Senior RTL Design Engineer to join our silicon development team. In ... Experience with CPU, DSP, networking, or security IP blocks. * Experience automating workflows.
Richardson, TX ยท On-site
$106K - $184K/yr
We are seeking a experienced Senior RTL Design Engineer to join our silicon development team. In ... Experience with CPU, DSP, networking, or security IP blocks. * Experience automating workflows.
$206K - $410K/yr
As the Digital Design Engineer / Chip Lead, you will be the technical anchor of a small, senior ... RTL Design: Author, review, and maintain synthesizable RTL (SystemVerilog) for all soft IP control ...
$206K - $410K/yr
As the Digital Design Engineer / Chip Lead, you will be the technical anchor of a small, senior ... RTL Design: Author, review, and maintain synthesizable RTL (SystemVerilog) for all soft IP control ...
$177K - $348K/yr
Lead SoC RTL design and integration for HBM logic die, including subsystem partitioning, IP ... Work closely with Product Engineering, Test, Probe, Process Integration, Assembly, and ...
$177K - $348K/yr
Lead SoC RTL design and integration for HBM logic die, including subsystem partitioning, IP ... Work closely with Product Engineering, Test, Probe, Process Integration, Assembly, and ...
Richardson, TX ยท On-site
$177K - $348K/yr
Lead SoC RTL design and integration for HBM logic die, including subsystem partitioning, IP ... Work closely with Product Engineering, Test, Probe, Process Integration, Assembly, and ...
Richardson, TX ยท On-site
$177K - $348K/yr
Lead SoC RTL design and integration for HBM logic die, including subsystem partitioning, IP ... Work closely with Product Engineering, Test, Probe, Process Integration, Assembly, and ...
Richardson, TX ยท On-site
As an SoC Design Engineer , you will be part of the Heterogeneous Integration Group (HIG ... Design and implement RTL for SoC-level blocks and subsystems used in HBM logic die. * Integrate ...
Richardson, TX ยท On-site
As an SoC Design Engineer , you will be part of the Heterogeneous Integration Group (HIG ... Design and implement RTL for SoC-level blocks and subsystems used in HBM logic die. * Integrate ...
Dallas, TX ยท On-site
The RTL Engineer performs detailed block design from system requirements and evolving specifications. Perform RTL coding, Lint checks, CDC tests, creating timing constraint file. Working closely with ...
Dallas, TX ยท On-site
The RTL Engineer performs detailed block design from system requirements and evolving specifications. Perform RTL coding, Lint checks, CDC tests, creating timing constraint file. Working closely with ...
As an SoC Design Engineer , you will be part of the Heterogeneous Integration Group (HIG ... Design and implement RTL for SoClevel blocks and subsystems used in HBM logic die. * Integrate ...
As an SoC Design Engineer , you will be part of the Heterogeneous Integration Group (HIG ... Design and implement RTL for SoClevel blocks and subsystems used in HBM logic die. * Integrate ...
The ideal candidate will have experience in SoC/CPU/GPU architecture, AXI interconnects, high-speed ... Minimum of 5 years of hands-on RTL design experience * Minimum of 5 years of experience with ...
Quick apply
The ideal candidate will have experience in SoC/CPU/GPU architecture, AXI interconnects, high-speed ... Minimum of 5 years of hands-on RTL design experience * Minimum of 5 years of experience with ...
Dallas, TX ยท On-site
$123K/yr
Drive RTL development and verification (RTL and Gate level) * Develop timing constraints and ... Design Engineer, including 3 years of design verification of mixed signal developments.
New
Dallas, TX ยท On-site
$123K/yr
Drive RTL development and verification (RTL and Gate level) * Develop timing constraints and ... Design Engineer, including 3 years of design verification of mixed signal developments.
New
$153K - $265K/yr
Perform detailed RTL design reviews, optimization for timing/power/area, and constraint development to ensure first-pass silicon success across advanced nodes. * Champion design innovation by ...
$153K - $265K/yr
Perform detailed RTL design reviews, optimization for timing/power/area, and constraint development to ensure first-pass silicon success across advanced nodes. * Champion design innovation by ...
Richardson, TX ยท On-site
$123K - $127K/yr
As an SoC Design Engineer , you will be part of the Heterogeneous Integration Group (HIG ... Design and implement RTL for SoC-level blocks and subsystems used in HBM logic die. * Integrate ...
Richardson, TX ยท On-site
$123K - $127K/yr
As an SoC Design Engineer , you will be part of the Heterogeneous Integration Group (HIG ... Design and implement RTL for SoC-level blocks and subsystems used in HBM logic die. * Integrate ...
Dallas, TX ยท On-site
$123K/yr
Drive RTL development and verification (RTL and Gate level) * Develop timing constraints and ... Design Engineer, including 3 years of design verification of mixed signal developments.
Dallas, TX ยท On-site
$123K/yr
Drive RTL development and verification (RTL and Gate level) * Develop timing constraints and ... Design Engineer, including 3 years of design verification of mixed signal developments.
$123K - $127K/yr
As an SoC Design Engineer , you will be part of the Heterogeneous Integration Group (HIG ... Design and implement RTL for SoClevel blocks and subsystems used in HBM logic die. * Integrate ...
$123K - $127K/yr
As an SoC Design Engineer , you will be part of the Heterogeneous Integration Group (HIG ... Design and implement RTL for SoClevel blocks and subsystems used in HBM logic die. * Integrate ...
Dallas, TX ยท On-site
$123K - $175K/yr
Perform new digital design using Verilog RTL, Standard cells, and similar approaches as necessary ... Engineer or related occupation performing digital or mixed signal design and verification. Must ...
Dallas, TX ยท On-site
$123K - $175K/yr
Perform new digital design using Verilog RTL, Standard cells, and similar approaches as necessary ... Engineer or related occupation performing digital or mixed signal design and verification. Must ...
Sunnyvale, TX ยท On-site
$60K - $148K/yr
Exposure to RTL design, software development, formal verification, or other related domains. * Good ... Coordinate with RTL engineers to implement logic design for better clock gating and verify the ...
Sunnyvale, TX ยท On-site
$60K - $148K/yr
Exposure to RTL design, software development, formal verification, or other related domains. * Good ... Coordinate with RTL engineers to implement logic design for better clock gating and verify the ...
$123K - $175K/yr
Perform new digital design using Verilog RTL, Standard cells, and similar approaches as necessary ... Engineer or related occupation performing digital or mixed signal design and verification. Must ...
$123K - $175K/yr
Perform new digital design using Verilog RTL, Standard cells, and similar approaches as necessary ... Engineer or related occupation performing digital or mixed signal design and verification. Must ...
Experience in RTL design and design verification, preferred * Ability to create and present design reviews, test/characterization plans * Programming skills highly desirable, e.g. PERL, Python, SKIL ...
Experience in RTL design and design verification, preferred * Ability to create and present design reviews, test/characterization plans * Programming skills highly desirable, e.g. PERL, Python, SKIL ...
Sunnyvale, TX ยท On-site
$60K - $148K/yr
Exposure to RTL design, software development, formal verification, or other related domains. Good ... Coordinate with RTL engineers to implement logic design for better clock gating and verify the ...
Sunnyvale, TX ยท On-site
$60K - $148K/yr
Exposure to RTL design, software development, formal verification, or other related domains. Good ... Coordinate with RTL engineers to implement logic design for better clock gating and verify the ...
$37.1K - $47K
2% of jobs
$47K - $56.8K
11% of jobs
$62K is the 25th percentile. Wages below this are outliers.
$56.8K - $66.6K
23% of jobs
The median wage is $72.9K / yr.
$66.6K - $76.5K
22% of jobs
$76.5K - $86.3K
17% of jobs
$86.6K is the 75th percentile. Wages above this are outliers.
$86.3K - $96.1K
9% of jobs
$96.1K - $105.9K
6% of jobs
$105.9K - $115.8K
3% of jobs
$115.8K - $125.6K
3% of jobs
$125.6K - $135.4K
2% of jobs
$135.4K - $145.3K
1% of jobs
$37.1K
$80.8K
$145.3K
| Aspect | Cpu Rtl Design Engineer | Cpu Verification Engineer |
|---|---|---|
| Primary Focus | Designing and developing RTL code for CPU components | Verifying and testing RTL designs for correctness |
| Skills & Certifications | HDL languages (Verilog/VHDL), FPGA/ASIC design experience | HDL, testbench development, simulation tools |
| Work Environment | Design teams, hardware development labs | Verification teams, simulation environments |
| Industry Usage | Semiconductor companies, CPU design firms | ASIC/FPGA verification, chip validation |
While both roles require HDL knowledge and work within hardware design environments, Cpu Rtl Design Engineers focus on creating the RTL code for CPU components, whereas Cpu Verification Engineers concentrate on testing and validating those designs to ensure functionality and performance.
Sourced by ZipRecruiter
Telecommunications
51 - 200 Employees
Dallas, TX, US
2000