ZipRecruiter

Log In

1

Asic Design Engineer Jobs in Portland, OR (NOW HIRING)

Rambus

Hardware Design Engineer

Hillsboro, OR · On-site

$106K - $198K/yr

In this role, you will be working with some of the brightest inventors and engineers in the world ... Significant ASIC and/or FPGA design experience * Ability to learn quickly and work independently

Rambus

PE Logic Design

Hillsboro, OR · Hybrid

$127K - $236K/yr

As a Principal Logic Design Engineer , you will play a pivotal role in the micro-architecture and ... ASIC synthesis, timing constraint, CDC/RDC experience * UVM Verification experience * Memory (HBM ...

Rambus.com

Principal Logic Design Engineer

Hillsboro, OR · On-site

$127.40 - $236.60/hr

As a Principal Logic Design Engineer , you will play a pivotal role in the micro-architecture and ... ASIC synthesis, timing constraint, CDC/RDC experience * UVM Verification experience * Memory (HBM ...

Rambus

Principal Logic Design Engineer

Hillsboro, OR · Hybrid

$127K - $287K/yr

As a Principal Logic Design Engineer , you will play a pivotal role in the micro-architecture and ... ASIC synthesis, timing constraint, CDC/RDC experience * UVM Verification experience * Memory (HBM ...

Rambus

Principal Logic Design Engineer

Hillsboro, OR · On-site

$127K - $287K/yr

As a Principal Logic Design Engineer , you will play a pivotal role in the micro-architecture and ... ASIC synthesis, timing constraint, CDC/RDC experience * UVM Verification experience * Memory (HBM ...

Intel

DFT Application Engineer

Hillsboro, OR · On-site

Hands-on experience in Design Implementation and methodology (ASIC design, Fullchip Integration ... Experience providing technical direction to engineering teams and customer support * Customer ...

Rambus

Principal Logic Design Engineer

Hillsboro, OR · Hybrid

$127K - $287K/yr

As a Principal Logic Design Engineer , you will play a pivotal role in the micro-architecture and ... ASIC synthesis, timing constraint, CDC/RDC experience * UVM Verification experience * Memory (HBM ...

Nvidia

CPU Design Methodology Engineer

Hillsboro, OR · On-site

The NVIDIA CPU team is looking for a top ASIC Engineer with an interest in SOC design automation, RTL integration, and chip build and assembly. You should be passionate about developing methodologies ...

Rambus

Principal Logic Design Engineer

Hillsboro, OR · On-site

$127K - $287K/yr

As a Principal Logic Design Engineer , you will play a pivotal role in the micro-architecture and ... ASIC synthesis, timing constraint, CDC/RDC experience * UVM Verification experience * Memory (HBM ...

Nvidia

CPU Design Methodology Engineer

Hillsboro, OR · On-site

The NVIDIA CPU team is looking for a top ASIC Engineer with an interest in SOC design automation, RTL integration, and chip build and assembly. You should be passionate about developing methodologies ...

Intel

Memory Circuit Design Engineer

Hillsboro, OR · On-site

Master degree in Electrical Engineering, Computer Engineering, Electrical and Computer Engineering ... Knowledge of the CMOS ASIC design flow. Job Type:Experienced Hire Shift:Shift 1 (United States of ...

Rambus

PE Logic Design

Hillsboro, OR · On-site

$127K - $236K/yr

As a Principal Logic Design Engineer , you will play a pivotal role in the micro-architecture and ... ASIC synthesis, timing constraint, CDC/RDC experience * UVM Verification experience * Memory (HBM ...

Rambus

PE Logic Design

Hillsboro, OR · Hybrid

$127K - $236K/yr

As a Principal Logic Design Engineer , you will play a pivotal role in the micro-architecture and ... ASIC synthesis, timing constraint, CDC/RDC experience * UVM Verification experience * Memory (HBM ...

previous page

Showing results 41-60

All JobsAsic Design Engineer JobsAsic Design Engineer Jobs in Portland, OR

Asic Design Engineer information

See Portland, OR salary details

$99.7K

$159.3K

$214.2K

How much do asic design engineer jobs pay per year?

As of Sep 2, 2026, the average yearly pay for asic design engineer in Portland, OR is $159,283.00, according to ZipRecruiter salary data. Most workers in this role earn between $139,500.00 and $190,900.00 per year, depending on experience, location, and employer.

What is an ASIC design engineer?

ASIC Design Engineers are professionals who design and develop Application-Specific Integrated Circuits (ASICs), which are custom-built semiconductor chips tailored for specific applications or products. They are responsible for the entire design process, including architecture definition, logic design, verification, synthesis, and sometimes physical layout. Their work is crucial in industries like consumer electronics, telecommunications, automotive, and more, ensuring that devices have optimized performance, power efficiency, and functionality for their intended uses.

What does an ASIC design engineer do?

An application specific integrated circuit (ASIC) is an electronic circuit created for a specific purpose, rather than for general use. ASIC design engineers create product design specification (PDS) statements for ASIC, optimize logic design, and create architectural design models. ASIC design engineers often work on a team to deliver ASIC design solutions for standard and complex computing. Knowledge of computer-aided design (CAD) tools, logic simulation, Verilog, and other hardware description languages (HDLs) is integral to career success.

What are the key skills and qualifications needed to thrive as an ASIC design engineer, and why are they important?

To thrive as an ASIC Design Engineer, you need a solid background in electrical engineering, digital logic design, and proficiency with hardware description languages like Verilog or VHDL, usually backed by a relevant degree. Familiarity with EDA tools such as Synopsys or Cadence and knowledge of simulation and verification methodologies are typically required. Strong problem-solving abilities, attention to detail, and effective teamwork set outstanding engineers apart in this role. These skills and qualities are vital for delivering complex, high-performance integrated circuits that meet strict specifications and project deadlines.

What are some common challenges faced by ASIC design engineers during the design and verification phases?

ASIC Design Engineers often encounter challenges such as meeting strict performance and power constraints while ensuring that the design remains within budget and time limits. Debugging complex logic errors during simulation and verification can be particularly demanding, as small mistakes can have significant downstream effects. Additionally, effective communication with cross-functional teams—including software, hardware, and validation engineers—is essential to resolve integration issues and meet project milestones. Adapting to rapidly evolving tools and technologies is also a key part of the role.

What is the difference between Asic Design Engineer vs FPGA Design Engineer?

AspectAsic Design EngineerFPGA Design Engineer
CredentialsBachelor's/Master's in Electrical Engineering or Computer EngineeringBachelor's/Master's in Electrical Engineering or Computer Engineering
Work EnvironmentDesigning custom chips for manufacturingDeveloping programmable logic designs for prototyping and deployment
Industry UsageSemiconductor companies, consumer electronics, automotivePrototyping, testing, and specialized hardware applications

Both roles require similar educational backgrounds and often overlap in skills like HDL programming. However, Asic Design Engineers focus on creating chips for mass production, while FPGA Design Engineers work on flexible, reprogrammable hardware for testing and specific applications.

Are ASIC design engineers in demand?

ASIC design engineers are in high demand due to the growth of semiconductor technology, consumer electronics, and data centers. Skills in hardware description languages like VHDL or Verilog, along with experience in FPGA and ASIC development, increase employability in this field.

How much does an ASIC design engineer make?

The average salary for an ASIC design engineer typically ranges from $80,000 to $150,000 annually, depending on experience, location, and company size. Senior engineers with specialized skills in hardware description languages and verification tools can earn higher salaries, often exceeding $180,000.
More about Asic Design Engineer jobs

What are the most commonly searched types of Asic Design Engineer jobs in Portland, OR?

The most popular types of Asic Design Engineer jobs in Portland, OR are:

What are popular job titles related to Asic Design Engineer jobs in Portland, OR?

For Asic Design Engineer jobs in Portland, OR, the most frequently searched job titles are:

What job categories do people searching Asic Design Engineer jobs in Portland, OR look for?

The top searched job categories for Asic Design Engineer jobs in Portland, OR are:

What cities near Portland, OR are hiring for Asic Design Engineer jobs?

Cities near Portland, OR with the most Asic Design Engineer job openings:

Asic Design Engineer jobs near you
Infographic showing various Asic Design Engineer job openings in Portland, OR as of August 2026, with employment types broken down into 92% Full Time, 6% Part Time, and 2% Contract. Highlights an 85% Physical, 4% Hybrid, and 11% Remote job distribution, with an average salary of $159,283 per year, or $76.6 per hour.

Hardware Design Engineer

Rambus

Hillsboro, OR • On-site

$106K - $198K/yr

Other

Medical, Dental, Retirement

Re-posted 13 days ago

Job description

Overview
Rambus, a premier chip and silicon IP provider making data faster and safer, is seeking to hire an exceptional HW Design Engineer to join our MCG team in Hillsboro. In this role, you will be working with some of the brightest inventors and engineers in the world developing products that make data faster and safer.
Rambus offers a flexible work environment, embracing a hybrid approach for most office-based roles. Employees are encouraged to spend an average of at least three days per week onsite, allowing for two days of remote work.
Responsibilities
  • Design architecting and trade-off analysis
  • RTL coding and verification
  • Memory Controller + PHY integration and verification
  • Customer delivery and support

Qualifications
Strong System Verilog/Verilog RTL design expertise
  • Questa/Incisive/VCS simulator experience
  • Python/Perl/Tcl scripting experience
  • Significant ASIC and/or FPGA design experience
  • Ability to learn quickly and work independently
  • Solid communication and project management skills
  • 5+ years of logic design experience
  • BSEE

Definite Plus:
  • ASIC synthesis, timing constraint, CDC/RDC experience
  • Verification experience
  • Memory (HBM, GDDR, LPDDR, DDR) expertise
  • AMBA AXI or CHI design experience
  • Located in the Hillsboro, Oregon area

Training:
  • Provided as needed

About Rambus
Rambus is a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience, we are a leading provider of high-performance products and innovations that maximize the bandwidth, capacity and security for AI and other data-intensive workloads. Our world-class team is the foundation of our company, and our innovative spirit drives us to develop the cutting-edge products and technologies essential for tomorrow's systems.
Rambus offers a competitive compensation package including base salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical and dental benefits, time-off program, and gym membership.
The US salary range for this full-time position is $106,900 to $198,500. Our salary ranges are determined by role, level and location. The successful candidate's starting pay will be determined based on job-related skills, experience, qualifications, work location and market conditions.
Rambus is committed to cultivating a culture where we actively seek to understand, respect, and celebrate the complex and rich identities of ourselves and others. Our Diversity, Equity, and Inclusion initiatives are geared towards valuing the differences in backgrounds, experiences, and thoughts at Rambus to help enhance collaboration, teamwork, engagement, and innovation. At Rambus, we believe that we can be our best when every member of our organization feels respected, included, and heard.
Rambus is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics.
Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans during our job application procedures. If you require assistance or an accommodation due to a disability, please feel free to inform us in your application.
Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee-based recruitment services.
For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/.
#LI-HYBRID
#LI-RF1

Apply