1

Analog Physical Verification Engineer Jobs (NOW HIRING)

Associate Design Verification Engineer

Dallas, TX · On-site

$134K - $164K/yr

... Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and ... About the Role As an Associate Design Verification Engineer at Analog Devices, you will contribute ...

GPU Physical Verification Design Engineer

Austin, TX · On-site

$134K - $138K/yr

Description As a GPU Physical Verification engineer, you will work closely with the Physical Design team to drive physical verification aspects in the design cycle. You will work with physical design ...

Design Verification Engineer

Dallas, TX · On-site

$135K - $164K/yr

Texas Instruments is seeking a Design Verification Engineer to join our Analog Power Products organization in Dallas. In this role, you will develop and execute verification strategies that ensure ...

$126K - $154K/yr

Texas Instruments is seeking a Design Verification Engineer to join our Analog Power Products organization in Dallas. In this role, you will develop and execute verification strategies that ensure ...

$100K - $122K/yr

Texas Instruments is seeking a Design Verification Engineer to join our Analog Power Products organization in Dallas. In this role, you will develop and execute verification strategies that ensure ...

Showing results 41-60

Analog Physical Verification Engineer information

See salary details

$77K

$186.2K

$203K

How much do analog physical verification engineer jobs pay per year?

As of Sep 14, 2026, the average yearly pay for analog physical verification engineer in the United States is $186,238.00, according to ZipRecruiter salary data. Most workers in this role earn between $202,000.00 and $202,000.00 per year, depending on experience, location, and employer.

What is an analog physical verification engineer?

Analog Physical Verification Engineers are professionals who ensure that analog integrated circuit (IC) designs comply with manufacturing and design specifications. They use specialized software tools to check for layout versus schematic (LVS) mismatches, design rule violations (DRC), and electrical rule checks (ERC) to guarantee the manufacturability and reliability of analog circuits. Their work is essential in the semiconductor industry to prevent costly design errors before silicon fabrication. Typically, they collaborate closely with layout, design, and fabrication teams throughout the IC design cycle.

What are the key skills and qualifications needed to thrive as an analog physical verification engineer?

To thrive as an Analog Physical Verification Engineer, you need a solid background in electrical engineering, semiconductor physics, and experience with analog/mixed-signal circuit design and layout. Familiarity with industry-standard EDA tools like Cadence Virtuoso, Mentor Calibre, and knowledge of DRC/LVS verification flows is essential. Attention to detail, problem-solving abilities, and strong communication skills help ensure accuracy and effective collaboration with design teams. These skills are crucial for delivering robust, manufacturable analog ICs that meet rigorous industry standards.

What are some common challenges faced by analog physical verification engineers during tape-out, and how can they be addressed?

Analog Physical Verification Engineers often encounter challenges such as resolving complex design rule violations, managing parasitic effects, and ensuring layout-versus-schematic (LVS) and design rule check (DRC) closure within tight deadlines during tape-out. These challenges can be addressed by closely collaborating with layout, design, and circuit teams, leveraging advanced verification tools, and maintaining clear documentation of exceptions and waivers. Proactive communication and early engagement in the design process also help minimize last-minute issues and facilitate a smoother tape-out process.

What is the difference between Analog Physical Verification Engineer vs Digital Physical Verification Engineer?

AspectAnalog Physical Verification EngineerDigital Physical Verification Engineer
Required CredentialsBachelor's or Master's in Electrical Engineering, VLSI Design, or related fields; knowledge of analog circuit designBachelor's or Master's in Electrical Engineering, VLSI Design, or related fields; familiarity with digital logic design
Work EnvironmentSemiconductor companies, chip design houses, focusing on analog/RF circuitsSemiconductor companies, chip design houses, focusing on digital logic and chip architecture
Industry UsageUsed in analog/RF IC design verification processesUsed in digital IC design verification processes

The main difference between an Analog Physical Verification Engineer and a Digital Physical Verification Engineer lies in their focus areas. Analog verification engineers specialize in verifying analog and RF circuits, requiring expertise in analog design principles. Digital verification engineers focus on digital logic and architecture. Both roles require similar educational backgrounds and work in semiconductor environments, but their technical focus and verification methods differ significantly.

What are popular job titles related to Analog Physical Verification Engineer jobs?

For Analog Physical Verification Engineer jobs, the most frequently searched job titles are:

Infographic showing various Analog Physical Verification Engineer job openings in the United States as of August 2026, with employment types broken down into 1% As Needed, 78% Full Time, 17% Part Time, 3% Contract, and 1% Nights. Highlights an 97% Physical, 1% Hybrid, and 2% Remote job distribution, with an average salary of $186,238 per year, or $89.5 per hour.

Principal Engineer, Design Verification

Durham, NC • On-site

Analog Devices
Electrical Equipment, Appliance, and Component Manufacturing • 5 - 10K employees

$131K/yr

Full-time

Re-posted 17 days ago


Analog Devices rating

8.7

Company rating: 8.7 out of 10

Based on 19 frontline employees who took The Breakroom Quiz


Job description

About Analog Devices
Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X.
Principal Engineer, Design Verification
The Data Center and Energy team is seeking a highly experienced Principal Design Verification Engineer to provide strategic leadership and technical direction across our Power Controller BU portfolio at ADI's Durham, NC facility. As a technical leader, the candidate will lead a small team of verification engineers while driving DV strategy, methodology innovation, and execution excellence across multiple projects. This role combines hands-on technical expertise with leadership responsibilities, requiring the candidate to define and implement state-of-the-art verification methodologies, mentor team members, and ensure verification quality across the entire product portfolio.
Analog Devices offers a Flexible Work policy which includes remote work days and alternative schedule options.
Key Responsibilities
- Define and implement the DV strategy for the group, ensuring alignment with business objectives and product roadmaps
- Develop comprehensive DV plans for multiple projects as required
- Drive adoption of state-of-the-art DV methodologies including advanced UVM architectures, formal verification, portable stimulus (PSS), and AI/ML-assisted verification techniques
- Establish verification metrics, KPIs, and quality gates to measure verification progress and coverage closure
- Lead and mentor a small team of design verification engineers, providing technical guidance and career development support
- Conduct code reviews, testbench architecture reviews, and methodology assessments
- Collaborate on recruiting, interviewing, and onboarding new verification talent
- Architect scalable, reusable verification infrastructure across multiple projects and product generations
- Drive evaluation and adoption of new EDA tools, verification IP, and emerging methodologies
- Lead development of advanced testbench components including UVM environments, formal verification approaches, and mixed-signal verification solutions
- Support all projects across the portfolio with DV planning, execution oversight, and technical problem-solving
- Partner with analog and digital design teams to ensure seamless integration and verification of mixed-signal designs
- Interface with product engineering, applications, and silicon validation teams
- Represent the verification team in project reviews, design reviews, and executive briefings
- Develop and document best practices, guidelines, and playbooks for the verification organization
- Stay current with industry trends and drive adoption of relevant innovations
Minimum Qualifications
- Bachelor's or Master's degree in Electrical or Computer Engineering
- 10+ years of hands-on experience in SystemVerilog/UVM-based verification
- 3+ years of technical leadership experience, including mentoring engineers, leading verification efforts on complex projects, or managing small teams
- Demonstrated experience architecting verification environments for complex mixed-signal SoCs or power management ICs
- Proven track record of defining and implementing DV strategies across multiple concurrent projects
- Expert-level proficiency in EDA tools and automation (Python, TCL, Perl, Shell) for building verification infrastructure and flows
- Experience with formal verification methodologies and tools (JasperGold, VC Formal, or equivalent)
- Strong understanding of coverage-driven verification, including functional coverage modeling and closure strategies
- Excellent communication skills with the ability to present technical content to diverse audiences, including executives
Preferred Qualifications
- Experience with portable stimulus standard (PSS) and graph-based verification approaches
- Deep knowledge of analog/mixed-signal verification techniques including SV-RNM modeling
- Experience with verification of ARM/RISC-V based sub-systems or complex SoCs
- Expertise in power management IC verification, including multiphase DC-DC controllers, voltage regulators, and power sequencing
- Experience with voltage interface protocols such as PMBUS, AVS, SVID, SVI3, I2C, SPI
- Knowledge of emulation and FPGA prototyping methodologies for early software enablement
- RTL design experience providing strong design-for-verification perspective
- Experience building and scaling verification teams or capabilities
- Track record of driving process improvements that measurably improved verification quality or efficiency
- AI/ML tools for verification - keen interest and experience leveraging AI for coverage closure, test generation, debug, or productivity improvements
- Proficiency with multiple verification platforms (Cadence, Synopsys, Mentor/Siemens)
- Experience with continuous integration/continuous verification (CI/CV) pipelines
- Familiarity with cloud-based verification and distributed simulation/regression management
- Version control expertise (Git, Perforce) and collaborative development workflows
- Verilog, C/C++, SystemC for modeling and verification
- Strong analytical and debug skills with ability to drive complex issues to resolution
For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls. As such, applicants for this position - except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) - may have to go through an export licensing review process.
Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.
EEO is the Law: Notice of Applicant Rights Under the Law.
Job Req Type: Experienced
Required Travel: Yes, 10% of the time
Shift Type: 1st Shift/Days

What Analog Devices employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom


Analog Devices logo

About Analog Devices

Sourced by ZipRecruiter

Analog Devices (NASDAQ: ADI) designs and manufactures semiconductor products and solutions. We enable our customers to interpret the world around us by intelligently bridging the physical and digital worlds with unmatched technologies that sense, measure and connect.

Industry

Electrical equipment, appliance, and component manufacturing

Company size

5,001 - 10,000 Employees

Headquarters location

Norwood, MA, US