ZipRecruiter

Log In

1

Analog Physical Verification Engineer Jobs (NOW HIRING)

Micron

SoC Physical Verification Engineer, HBM

Folsom, CA · On-site

$97K - $205K/yr

As a Physical Verification Engineer, you will be a key technical contributor within the Heterogeneous Integration Group (HIG), responsible for defining, executing, and driving sign-off quality ...

Micron

Principal Analog Verification Engineer

Boise, ID · On-site

$129K/yr

As an Analog Verification Engineer at Micron Technology, Inc., you willhelp shapeadvanced analog verification methodologies for next-generation DRAM products.In this role, youwilldevelopscalable ...

Analogdevices

Principal EDA Engineer

Wilmington, MA

Learn more at www.analog.comand on LinkedIn and X. ADI is seeking a Principal EDA Engineer with deep expertise in Calibre-based physical verification, code development, and tapeout support for ...

Analogdevices

Principal EDA Engineer

Durham, NC · On-site

Learn more at www.analog.comand on LinkedIn and X. ADI is seeking a Principal EDA Engineer with deep expertise in Calibre-based physical verification, code development, and tapeout support for ...

previous pagenext page

Showing results 21-40

All JobsTechnology JobsTelecommunications JobsTelecommunications Engineer JobsAnalog Physical Verification Engineer Jobs

Analog Physical Verification Engineer information

See salary details

$77K

$186.2K

$203K

How much do analog physical verification engineer jobs pay per year?

As of Sep 14, 2026, the average yearly pay for analog physical verification engineer in the United States is $186,238.00, according to ZipRecruiter salary data. Most workers in this role earn between $202,000.00 and $202,000.00 per year, depending on experience, location, and employer.

What is an analog physical verification engineer?

Analog Physical Verification Engineers are professionals who ensure that analog integrated circuit (IC) designs comply with manufacturing and design specifications. They use specialized software tools to check for layout versus schematic (LVS) mismatches, design rule violations (DRC), and electrical rule checks (ERC) to guarantee the manufacturability and reliability of analog circuits. Their work is essential in the semiconductor industry to prevent costly design errors before silicon fabrication. Typically, they collaborate closely with layout, design, and fabrication teams throughout the IC design cycle.

What are the key skills and qualifications needed to thrive as an analog physical verification engineer?

To thrive as an Analog Physical Verification Engineer, you need a solid background in electrical engineering, semiconductor physics, and experience with analog/mixed-signal circuit design and layout. Familiarity with industry-standard EDA tools like Cadence Virtuoso, Mentor Calibre, and knowledge of DRC/LVS verification flows is essential. Attention to detail, problem-solving abilities, and strong communication skills help ensure accuracy and effective collaboration with design teams. These skills are crucial for delivering robust, manufacturable analog ICs that meet rigorous industry standards.

What are some common challenges faced by analog physical verification engineers during tape-out, and how can they be addressed?

Analog Physical Verification Engineers often encounter challenges such as resolving complex design rule violations, managing parasitic effects, and ensuring layout-versus-schematic (LVS) and design rule check (DRC) closure within tight deadlines during tape-out. These challenges can be addressed by closely collaborating with layout, design, and circuit teams, leveraging advanced verification tools, and maintaining clear documentation of exceptions and waivers. Proactive communication and early engagement in the design process also help minimize last-minute issues and facilitate a smoother tape-out process.

What is the difference between Analog Physical Verification Engineer vs Digital Physical Verification Engineer?

AspectAnalog Physical Verification EngineerDigital Physical Verification Engineer
Required CredentialsBachelor's or Master's in Electrical Engineering, VLSI Design, or related fields; knowledge of analog circuit designBachelor's or Master's in Electrical Engineering, VLSI Design, or related fields; familiarity with digital logic design
Work EnvironmentSemiconductor companies, chip design houses, focusing on analog/RF circuitsSemiconductor companies, chip design houses, focusing on digital logic and chip architecture
Industry UsageUsed in analog/RF IC design verification processesUsed in digital IC design verification processes

The main difference between an Analog Physical Verification Engineer and a Digital Physical Verification Engineer lies in their focus areas. Analog verification engineers specialize in verifying analog and RF circuits, requiring expertise in analog design principles. Digital verification engineers focus on digital logic and architecture. Both roles require similar educational backgrounds and work in semiconductor environments, but their technical focus and verification methods differ significantly.

What are popular job titles related to Analog Physical Verification Engineer jobs?

For Analog Physical Verification Engineer jobs, the most frequently searched job titles are:

Infographic showing various Analog Physical Verification Engineer job openings in the United States as of August 2026, with employment types broken down into 1% As Needed, 78% Full Time, 17% Part Time, 3% Contract, and 1% Nights. Highlights an 97% Physical, 1% Hybrid, and 2% Remote job distribution, with an average salary of $186,238 per year, or $89.5 per hour.

Senior SoC Physical Design & Verification Engineer

Beaverton, OR • On-site

Apple Inc.
Computer and Electronic Product Manufacturing • 10K+ employees
Learn more about Apple Inc.external

$143K - $147K/yr

Other

Posted 16 days ago

Apple rating

8.1

Company rating: 8.1 out of 10

Based on 685 frontline employees who took The Breakroom Quiz

Job description

SoC Physical Design Verification Engineer

At Apple, we work every single day to craft products that enrich people's lives! Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You’ll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining our group means you’ll be responsible for crafting and building the technology that fuels Apple’s devices. Together, we will enable our customers to do all the things they love with their devices! In this highly visible role, you will be a part of a critical team responsible for physical verification of an SOC.

Description

• As a member of our physical design team, you will perform various types of physical verification checks (such as LVS, DRC, design-for-manufacturing & design-for-yield, and lithography) at the chip and block level.• You will collaborate with the CAD/Technology teams for flow bring up and validation. We work directly with the implementation team during the entire chip design cycle to drive signoff closure for tapeout.• You will lead schedules and support cross-functional engineering efforts.• You will work on padring, bump, RDL design, and working with the package and floorplan teams.

Minimum Qualifications
  • BS and 10+ years of relevant industry experience.
Preferred Qualifications
  • Experienced with physical verification flows such as DRC/LVS/ANT/HVDRC signoff flows and full-chip integration methodology
  • Experience with ESD and macro placement design guidelines, digital and analog mixed signal back-end verification checks and methodology
  • Knowledge of all aspects of ASIC physical design and physical verification checks for hierarchical designs including full-chip flows
  • Scripting skills perl/python/tcl to debug flow related issues and automate checks
  • Experienced in industry standard tools used for physical verification such as Mentor Calibre, Synopsys ICV, etc.
  • Tapeout experience with a track record of successful signoffs
  • Layout design experience is a plus

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.
Learn about accessibility in Apple’s workplace
Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

#J-18808-Ljbffr

What Apple employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Apple logo

About Apple

Sourced by ZipRecruiter

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same real passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it.

Industry

Computer and electronic product manufacturing

Company size

10,000+ Employees

Headquarters location

Cupertino, CA, US

Year founded

1976

View All Apple Jobs

Apply