ZipRecruiter

Log In

1

Ai Chip Design Rtl Jobs in Raleigh, NC (NOW HIRING)

Nvidia

Senior ASIC Power Engineer

Durham, NC · On-site

... efficient RTL to achieve design targets * You will be working with architects, designers ... AI travel agents will know your preferences and arrange every detail of your family vacation. And ...

Nvidia

Senior I/O Specifications Architect

Durham, NC · On-site

This role will combine development of chip requirements and architecture with participation in ... future AI and graphics systems * Work across architecture, software, hardware design, and ...

Nvidia

Tegra System Software Engineer

Durham, NC · On-site

$167K - $198K/yr

... on-chip (SOC) Software organization. You will design key aspects of our Tegra SoC kernel drivers ... NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work ...

NCSU

Research Scholar

Raleigh, NC · On-site

... AI infrastructure, chip-scale atomic systems (including optical clocks), quantum photonics, and ... Experience re-iterating the design/fabrication/characterization life cycle. * Laboratory and ...

next page

Showing results 1-20

All JobsAi Chip Design Rtl JobsAi Chip Design Rtl Jobs in Raleigh, NC

Ai Chip Design Rtl information

See Raleigh, NC salary details

$78.3K

$135.5K

$177.4K

How much do ai chip design rtl jobs pay per year?

As of Jun 19, 2026, the average yearly pay for ai chip design rtl in Raleigh, NC is $135,477.00, according to ZipRecruiter salary data. Most workers in this role earn between $132,200.00 and $132,200.00 per year, depending on experience, location, and employer.

What is the difference between Ai Chip Design Rtl vs Ai Chip Verification Engineer?

AspectAi Chip Design RtlAi Chip Verification Engineer
Primary FocusDeveloping and implementing Register Transfer Level (RTL) code for AI chipsVerifying and validating RTL designs to ensure functionality
Skills RequiredHDL languages (Verilog/VHDL), digital design, FPGA/ASIC knowledgeSimulation, testbench creation, debugging, scripting skills
Work EnvironmentDesign teams, hardware development labs, EDA toolsVerification teams, simulation environments, test setups
CertificationsHardware design certifications, FPGA/ASIC trainingVerification methodologies, UVM, SystemVerilog certifications

While Ai Chip Design Rtl focuses on creating the hardware description code for AI chips, Ai Chip Verification Engineer ensures that the RTL design functions correctly through rigorous testing. Both roles require knowledge of HDL languages and work closely within hardware development teams, but their core responsibilities differ—design versus verification.

What are some common challenges faced by AI Chip Design RTL engineers during the verification process?

AI Chip Design RTL engineers often encounter challenges in ensuring their designs meet complex functional and performance requirements, especially given the rapid pace of AI hardware advancements. Verification can be particularly demanding due to the need to simulate and test intricate AI workloads, manage large datasets, and debug subtle timing or logic errors. Collaboration with verification teams, system architects, and software engineers is essential to address these issues efficiently and to ensure seamless integration of the RTL code into the broader chip design. Staying up-to-date with the latest verification tools and methodologies is also crucial for success in this role.

What are AI Chip Design RTL engineers?

AI Chip Design RTL (Register Transfer Level) engineers are specialists who design the digital logic for chips used in artificial intelligence applications. They use hardware description languages like Verilog or VHDL to create and validate the architecture and functionality of these chips before they are manufactured. Their work ensures that AI processors are efficient, high-performing, and meet the requirements of modern AI workloads. RTL engineers collaborate closely with verification, software, and hardware teams to optimize chip performance and power consumption.

What are the key skills and qualifications needed to thrive as an AI Chip Design RTL Engineer, and why are they important?

To thrive as an AI Chip Design RTL Engineer, you need a solid background in digital design, computer architecture, and proficiency in Hardware Description Languages (HDLs) like Verilog or VHDL, often supported by a degree in electrical or computer engineering. Experience with simulation tools (e.g., ModelSim, Synopsys), ASIC/FPGA design flows, and relevant certifications are highly valued. Strong problem-solving abilities, attention to detail, and effective teamwork and communication skills help you excel in collaborative and complex design environments. These competencies are crucial for creating efficient, reliable AI hardware that meets performance and power requirements in a fast-evolving field.
What are popular job titles related to Ai Chip Design Rtl jobs in Raleigh, NC? For Ai Chip Design Rtl jobs in Raleigh, NC, the most frequently searched job titles are:
What job categories do people searching Ai Chip Design Rtl jobs in Raleigh, NC look for? The top searched job categories for Ai Chip Design Rtl jobs in Raleigh, NC are:
What cities near Raleigh, NC are hiring for Ai Chip Design Rtl jobs? Cities near Raleigh, NC with the most Ai Chip Design Rtl job openings:
Ai Chip Design Rtl jobs near you
Principal Engineer - Design For Test (DFT)

Principal Engineer - Design For Test (DFT)

Marvell

Morrisville, NC

Full-time

Life, Retirement

Posted 25 days ago

Job description

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

As a Digital IC Design Principal Engineer with Marvell, you'll be a member of the Custom Silicon Engineering team. This team is a leader in large multi-die designs that drive high compute performance and acceleration in many markets, including custom AI, 5G and 6G. The role will be challenging and will require an experienced DFT engineer that can work with existing DFT solutions while also creating new solutions to address industry first issues.

What You Can Expect

The position will be responsible for implementing DFT/Test on complex IP and SOC for multiple custom/compute ASIC/SoC designs. The work will involve running Tessent tools for insertion of all DFT structures. The role will involve chiplet DFT solutions, will include Tessent SSN, and will require strong verification and debug skills.

  • The engineer will need to show proficiency in ICL/PDL, PTAP/STAP, 1687. It is a requirement that the engineer is knowledgeable in instrument-level access inside a chip.
  • The engineer will work with other leads to help with Design-for-Test architecture definition and implementation of additional DFT/DFX features
  • The engineer will also be involved in STA constraint definition, pattern generation & post-silicon bring-up and debug.
  • In this position, the responsibility will grow to include mentoring, guiding and driving a small team of DFT engineers.
  • The engineer will work with other leads to help enhance DFT methodologies and tools.

What We're Looking For

  • Bachelor's, Master's degree or PhD in Computer Science, Electrical Engineering or related fields with minimum of 10 years of work experience.
  • Direct DFT experience with at least 8 years in the custom chip (ASIC) design business
  • Hands-on working experience in various stages of DFT-Execution: SCAN/MBIST/Validation/STA/IP-DFX/Post-Silicon Bring-up/Debug
  • Thorough knowledge on various DFT/Test architecture solutions for 2.5D/3D IC design.
  • Strong fundamentals in digital circuit design and logic design
  • Understanding of DFT flows and methodologies and experience with Siemens/Synopsys Tool set (Tessent, Spyglass/Tmax, Genus, Modus, NCSim/DC), with Tessent the EDA tool flow in use.
  • Proven track record of problem solving and innovation to meet challenging design requirements.
  • Excellent team player and can work with different function leaders, across different geographies to define and execute the DFT project to completion.
  • Excellent communications skills both verbal and written.
  • Scripting skills using Python, PERL, Tcl and C-Shell is plus.

Expected Base Pay Range (USD)

160,400 - 237,320, $ per annum

The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life's most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.

Interview Integrity

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-AO1

Apply