ZipRecruiter

Log In

SiFive
SiFive

60 Sifive Design Engineer Jobs Hiring Near You

SiFive

CPU Power-Management Design Engineer

Boston, MA · On-site

About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future ... As a Power-Management/Reset/Clock Micro-Architect and RTL Design Engineer at SiFive, you will be ...

SiFive

Staff RTL Design Engineer - CPU LS/PF/MMU

Austin, TX · On-site

$178K - $218K/yr

About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future ... The Role As a CPU Microarchitecture/RTL design engineer at SiFive, you will be part of a team of ...

SiFive

Debug/Trace/Profiling Design Engineer

Boston, MA · On-site

About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future ... SiFive is seeking a hardware design engineer who is passionate about designing industry-leading ...

SiFive

Lead Debug/Trace/Profiling Design Engineer

Austin, TX · On-site

$101K - $133K/yr

About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future ... design. * Ability to work well with others and a belief that engineering is a team sport.

previous page

Showing results 41-60

All JobsSifive JobsSifive Design Engineer Jobs

SiFive Jobs Information

What other companies are hiring for Design Engineer jobs?

What are the most popular jobs at Sifive?

What are the most popular categories at Sifive?

Infographic showing various Design Engineer job openings at Sifive in the United States as of September 2026, with employment types broken down into 100% Full Time. Highlights an 100% Physical job distribution.

CPU Power-Management Design Engineer

Santa Clara, CA • On-site

SiFive, Inc.
Semiconductor and Electronic Component Manufacturing • 501 - 1,000 employees
Learn more about SiFive, Inc.external

$158K - $194K/yr

Other

Medical, Dental, Vision, Retirement, PTO

Re-posted yesterday

Job description

About SiFive

SiFive is a leading company transforming computing with the open RISC‑V architecture, providing high‑performance, data‑intensive solutions across AI, machine learning, automotive, data center, mobile, and consumer markets.

Job Description

SiFive seeks a Power‑Management/Reset/Clock Micro‑Architect and RTL Design Engineer to design industry‑leading CPU and interconnect IP, enabling rapid adoption of RISC‑V across a broad range of verticals.

Responsibilities
  • Work with the architecture team to understand and define power‑management requirements.
  • Architect, design and implement core clocking, reset and power‑management solutions.
  • Develop micro‑architecture specifications.
  • Document knowledge and collaborate openly with team members.
  • Perform initial sandbox verification and work with the design verification team to create and execute thorough verification test plans.
  • Collaborate with the physical implementation team to optimize physical design for frequency, area and power goals.
  • Partner with the software team to enable and optimize power‑management features.
Requirements
  • 3+ years recent industry experience in CPU and SoC clocking, reset, and power‑management design.
  • Experience in high‑performance, energy‑efficient CPU and SoC designs.
  • Expertise in CPU and SoC clocking, reset, and power‑management, including:
    • Reset control and design strategies: clock distribution, dynamic clocking, clock gating, and clock‑boundary crossing.
    • Power state definition and management; Power Management Unit (PMU) design.
    • Dynamic and static power‑reduction techniques, including retention and power‑up/down sequencing.
    • Dynamic voltage and frequency scaling (DVFS) and DI/dT mitigation strategies.
    • Understanding of DFT, MBIST, debug and error handling in CPU designs.
    • Power‑aware simulation.
  • Proficient in RTL design in Verilog, SystemVerilog, or VHDL.
  • Strong grasp of RTL quality checks (Lint, CDC, RDC, etc.).
  • Hands‑on experience with Spyglass is a plus.
  • Attention to detail and focus on high‑quality design.
  • Strong teamwork and communication skills.
  • Knowledge of at least one object‑oriented and/or functional programming language.
  • Background in successful CPU or SoC development from architecture through tapeout.
  • BS/MS degree in EE, CE, CS or related discipline, or equivalent experience.
Nice to Have
  • Experience with AMBA Interconnect Protocols (AXI, AHB, APB).
  • Experience with AMBA Low Power Protocol Interface (P‑channel, Q‑channel).
  • Experience with Scala/Chisel, Bluespec, or similar DSL for configurable hardware.
  • Knowledge of RISC‑V architecture.
  • Experience with Git/GitHub, Jira, Confluence.
Benefits
  • Base pay range: $158,760.00 – $194,040.00 (varies by location).
  • Eligible for variable/incentive compensation and/or equity.
  • Comprehensive benefits: medical, vision, dental, 401(k) plan, employee stock option program.
  • Flexible paid time off and other benefits.
Equal Opportunity

SiFive is proud to be an equal employment opportunity workplace.

SiFive is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees.

All applicants will be required to complete a Form I‑9 and, if applicable, the E‑Verify process.

#J-18808-Ljbffr

Apply