ZipRecruiter

Log In

2

Work From Home Design Verification Engineer Jobs

Meta

ASIC Engineer, Design Verification

Austin, TX · On-site +1

$114K/yr

In this role, you will work alongside experienced engineers focused on developing advanced ASIC ... Experience developing UVM-based verification environments from scratch, including environment ...

Meta

ASIC Engineer, Design Verification

Sunnyvale, CA · On-site +1

$114K/yr

In this role, you will work alongside experienced engineers focused on developing advanced ASIC ... Experience developing UVM-based verification environments from scratch, including environment ...

K2 Space

Principal ASIC Design Verification Engineer

$190K - $285K/yr

Backed by $450M from leading investors including Altimeter Capital, Redpoint Ventures, T. Rowe ... Work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation ...

K2 Space

Senior ASIC Design Verification Engineer

$170K - $250K/yr

Backed by $450M from leading investors including Altimeter Capital, Redpoint Ventures, T. Rowe ... Work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation ...

IC Enable

RTL Design/AMS Verification Engineer

Richardson, TX · On-site +1

$122K - $149K/yr

... ranging from innovative startups to Fortune 50 companies. Our expertise spans high-reliability ... Work closely with cross-functional engineering teams to support successful silicon development and ...

Qualcomm

CPU Verification Engineer (RISC-V)

Santa Clara, CA · On-site +1

$159K/yr

As a Design Verification Engineer, you will work with Chip Architects to validate the concepts of ... at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to ...

Redolent, Inc.

US_West | Infrastructure Engineer_L3

$169K/yr

... verification environments from scratch. • Experience with Design verification of Data-center ... Remote work possibility : No * Global Role Family : 60239 (P) Cloud Infrastructure * Global ...

Inherent Technologies

Design Verification

Chandler, AZ · Remote

$139K - $169K/yr

... work experience. Expertise in testbench updates for GLS Expertise in Scripting languages perl or ... Design teams. Working knowledge of Confluence documentation , version system GIT and Project ...

Apex Informatics

RTL Design and Verification

$139K - $169K/yr

Bachelor's degree in electrical engineering with 3+ experience or master's degree in electrical ... Micro-architecture definition of design features, test plan creation and functional verification.

IC Enable

AMS Verification Engineer

Richardson, TX · On-site +1

$122K/yr

Support design reviews, silicon readiness, bring-up planning, and product delivery What We're ... Eligibility to work on ITAR-controlled projects , which may require U.S. citizenship or lawful ...

Next Step Systems

FPGA Engineer - Work From Home

Chicago, IL · On-site +1

$133K - $172K/yr

Chicago IL Jobs, FPGA Engineer, FPGA, VHDL, Verilog, Vivado, ModelSim, ISE Design, Secure IP, IP ... Work From Home, Financial, Trading, Chicago Recruiters, Information Technology Jobs, IT Jobs, ...

Impinj

Senior Staff RTL Verification Engineer

$158K - $238K/yr

Within the RIC Design group, the digital team owns the digital subsystems of these products ... inclusive work environment and welcomes applicants from all backgrounds. We are an equal ...

previous pagenext page

Showing results 21-40

All JobsDesign Verification Engineer JobsWork From Home Design Verification Engineer Jobs

Work From Home Design Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do work from home design verification engineer jobs pay per year?

As of Aug 15, 2026, the average yearly pay for work from home design verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a work from home design verification engineer?

To thrive as a Work From Home Design Verification Engineer, you need a strong background in digital design principles, hardware description languages (HDLs) like Verilog or VHDL, and a relevant degree such as Electrical or Computer Engineering. Experience with simulation tools (e.g., ModelSim, Synopsys VCS), verification methodologies (such as UVM), and sometimes industry certifications are highly valued. Strong problem-solving abilities, attention to detail, self-motivation, and effective remote communication skills help you excel in this autonomous, collaborative position. These competencies ensure rigorous product verification, efficient project execution, and seamless teamwork despite working remotely.

What are the common challenges faced by work from home design verification engineers and how can they be managed?

Work From Home Design Verification Engineers often face challenges such as coordinating effectively across distributed teams, maintaining clear communication on technical issues, and staying proactive in a less supervised environment. To manage these, it's important to use collaborative tools like version control systems, project management platforms, and regular video meetings to stay aligned with team objectives. Setting up a dedicated, distraction-free workspace and maintaining structured daily routines can also help boost productivity. Proactively seeking feedback and clarifying project requirements ensures that everyone remains on the same page, leading to successful project outcomes.

What is a work from home design verification engineer?

A Work From Home Design Verification Engineer is responsible for verifying that semiconductor designs function correctly before they are manufactured. They use simulation, formal verification, and other methodologies to ensure the integrity of digital designs. Working remotely, they collaborate with teams using online tools for debugging, reviewing test plans, and running verification tests. Strong expertise in hardware description languages like Verilog/SystemVerilog and verification methodologies like UVM is typically required.

More about Work From Home Design Verification Engineer jobs

What cities are hiring for Work From Home Design Verification Engineer jobs?

Cities with the most Work From Home Design Verification Engineer job openings:

What states have the most Work From Home Design Verification Engineer jobs?

States with the most job openings for Work From Home Design Verification Engineer jobs include:

What job categories do people searching Work From Home Design Verification Engineer jobs look for?

The top searched job categories for Work From Home Design Verification Engineer jobs are:

Work From Home Design Verification Engineer jobs near you
Infographic showing various Work From Home Design Verification Engineer job openings in the United States as of August 2026, with employment types broken down into 1% As Needed, 78% Full Time, 17% Part Time, and 4% Contract. Highlights an 92% Physical, 1% Hybrid, and 7% Remote job distribution, with an average salary of $149,150 per year, or $71.7 per hour.

ASIC Engineer, Design Verification

Meta

Austin, TX • On-site, Remote

$114K/yr

Full-time

Re-posted 14 days ago

Meta rating

7.8

Company rating: 7.8 out of 10

Based on 45 frontline employees who took The Breakroom Quiz

136th of 244 rated software companies

Job description

Meta is hiring an ASIC Design Verification Engineer within the Infrastructure Silicon organization. We are looking for individuals with experience in Design Verification to build IP and System on Chip (SoC) solutions for data center applications.In this role, you will work alongside experienced engineers focused on developing advanced ASIC solutions that power Meta's data center infrastructure. You will own verification closure for design modules or sub-systems, spanning test planning, UVM-based testbench development, and coverage closure. In addition to simulation-based verification, you will leverage formal verification and emulation methodologies to achieve bug-free silicon. This role offers meaningful opportunities to collaborate with full-stack software, hardware, ASIC design, emulation, and post-silicon validation teams toward first-pass silicon success.
ASIC Engineer, Design Verification Responsibilities:
  • Define and implement block, IP, and SoC-level verification plans to enable comprehensive functional coverage across design hierarchies
  • Develop and maintain UVM-based testbenches and functional test sequences aligned to the verification test plan
  • Drive verification closure using defined metrics including functional coverage, code coverage, and assertion coverage
  • Debug and root-cause functional failures in RTL designs, partnering closely with the ASIC design team to resolve issues
  • Apply formal verification and emulation techniques to complement simulation-based approaches and improve verification efficiency
  • Collaborate with design, architecture, and post-silicon validation teams to align on verification goals and ensure design quality
  • Develop reusable verification infrastructure components including scoreboards, monitors, and coverage models
  • Contribute to scripting and automation flows using Python, TCL, or Shell to improve verification productivity and regression management
  • Participate in design reviews and verification planning discussions to identify potential design risks early in the development cycle

Minimum Qualifications:
  • Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta
  • 2+ years of hands-on experience in SystemVerilog and UVM-based verification methodology or C/C++ based hardware verification
  • 2+ years of experience in block, IP, sub-system, or SoC-level verification using SystemVerilog UVM or OVM methodologies
  • Experience with EDA simulation tools and scripting languages such as Python, TCL, Perl, or Shell for building verification environments and flows
  • Experience debugging RTL functional failures and performing root-cause analysis in a simulation or emulation environment

Preferred Qualifications:
  • Experience with Emulation platform usage for Pre-Si verification
  • Experience verifying ARM or RISC-V based sub-systems or SoCs, or data center application designs such as AI/ML accelerators, networking, or video processing ASICs
  • Experience with IP or integration verification of high-speed interfaces such as PCIe, DDR, or Ethernet
  • Experience developing UVM-based verification environments from scratch, including environment architecture, sequencers, and coverage models
  • Experience with Chip Debug Logic, Telemetry and/or RAS

About Meta:
Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.
Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.
Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.
$114,000/year to $172,000/year + bonus + equity + benefits
Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.

What Meta employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Apply