1

Volunteer Failure Analysis Intern Jobs (NOW HIRING)

R&D Intern

Fremont, CA · On-site

$40 - $45/hr

... failure analysis. The ideal candidate will bring deep technical expertise in battery materials and ... The intern should be comfortable working across fundamental science, experimental execution, and ...

R&D Intern

Fremont, CA · On-site

$40 - $45/hr

... failure analysis. The ideal candidate will bring deep technical expertise in battery materials and ... The intern should be comfortable working across fundamental science, experimental execution, and ...

R&D Intern

Fremont, CA · On-site

$40 - $45/hr

... failure analysis. The ideal candidate will bring deep technical expertise in battery materials and ... The intern should be comfortable working across fundamental science, experimental execution, and ...

Showing results 21-40

Volunteer Failure Analysis Intern information

See salary details

$12

$22

$42

How much do volunteer failure analysis intern jobs pay per hour?

As of Aug 23, 2026, the average hourly pay for volunteer failure analysis intern in the United States is $22.50, according to ZipRecruiter salary data. Most workers in this role earn between $17.31 and $24.52 per hour, depending on experience, location, and employer.

What is the difference between Volunteer Failure Analysis Intern vs Failure Analysis Technician?

AspectVolunteer Failure Analysis InternFailure Analysis Technician
CredentialsTypically pursuing or recent graduate, no formal certification requiredRelevant technical certifications or associate degree often preferred
Work EnvironmentInternship setting, often in labs or manufacturing facilities, unpaid or stipend-basedPaid position in industrial or manufacturing environments, more hands-on
Employer & IndustryNon-profit, research, or educational organizations; industry-related projectsManufacturing, electronics, or industrial companies

The Volunteer Failure Analysis Intern role is an entry-level, often unpaid position focused on gaining experience in failure analysis processes. In contrast, a Failure Analysis Technician is a paid, more experienced role requiring technical skills and certifications. Interns typically assist with basic analysis tasks, while technicians perform detailed investigations and troubleshooting in industrial settings.

More about Volunteer Failure Analysis Intern jobs

What cities are hiring for Volunteer Failure Analysis Intern jobs?

Cities with the most Volunteer Failure Analysis Intern job openings:

What states have the most Volunteer Failure Analysis Intern jobs?

States with the most job openings for Volunteer Failure Analysis Intern jobs include:

Infographic showing various Volunteer Failure Analysis Intern job openings in the United States as of August 2026, with employment types broken down into 85% Full Time, 12% Part Time, and 3% Contract. Highlights an 81% Physical, 5% Hybrid, and 14% Remote job distribution, with an average salary of $46,809 per year, or $22.5 per hour.

Failure Analysis Engineer/Senior Failure Analysis Engineer, Texas Institute for Electronics

Phase2 Technology

Austin, TX • On-site

$80 - $110/hr

Other

Medical, Dental, Vision, Life, Retirement, PTO

Posted 5 days ago


Job description

Job Details

Job Posting Title: Failure Analysis Engineer/Senior Failure Analysis Engineer, Texas Institute for Electronics

Hiring Department: Texas Institute for Electronics

Position Open To: All Applicants

Weekly Scheduled Hours: 40

FLSA Status: To Be Determined at Offer

Earliest Start Date: Ongoing

Position Duration: Expected to Continue

Location: PICKLE RESEARCH CAMPUS

Overview

The Texas Institute for Electronics (TIE) is a University of Texas at Austin-supported semiconductor consortium of state and local government, preeminent defense electronics and semiconductor companies, national labs and nationally recognized academic institutions. Our mission is to develop and execute a state-of-the-art 3D Heterogenous Integration manufacturing technology roadmap, and to provide critical pilot manufacturing capabilities to address national security needs and catalyze domestic economic growth.

Join the Texas Institute for Electronics (TIE) and help us push the boundaries in critical semiconductor domains, including advanced packaging, with the aim of reestablishing U.S. prominence in semiconductor manufacturing.

With over $1 billion in funding from the US DoD and the state of Texas, we are at the forefront of creating cutting-edge semiconductor manufacturing equipment and processes that will set the course for future advancements in semiconductor logic, memory, heterogeneous integration, chip cooling and more. Situated in the heart of Austin - named "America's Coolest City" by Expedia and "The Best Place to Live in the U.S." by U.S. News and World Report - the Texas Institute for Electronics embodies the city's innovative spirit.

Benefits
  • Competitive health benefits (employee premiums covered at 100%, family premiums at 50%)
  • Voluntary Vision, Dental, Life, and Disability insurance options
  • Generous paid vacation, sick time, and holidays
  • Teachers Retirement System of Texas, a defined benefit retirement plan, with employer matching funds
  • Additional Voluntary Retirement Programs: Tax Sheltered Annuity 403(b) and a Deferred Compensation program 457(b)
  • Flexible spending account options for medical and childcare expenses
  • Robust free training access through LinkedIn Learning plus professional conference opportunities
  • Tuition assistance
  • Expansive employee discount program including athletic tickets
  • Free access to UT Austin's libraries and museums with staff ID card
  • Free rides on all UT Shuttle and Austin CapMetro buses with staff ID card
Position Summary

We are seeking a highly skilled and motivated failure analysis engineer to join our team. The successful candidate will be responsible for surface characterization analytical tools for detailed characterization of complex 3D semiconductor packages. This role involves working closely with a varied range of customers and an active collaboration across cross-functional teams, including materials, process engineering and design.

Responsibilities
  • Establish and responsible for surface science characterization tools for advanced package failure analysis & characterization.
  • Direct engagement with the setup of the characterization facility at the Montopolis campus, including planning, procurement, and setup of equipment and infrastructure.
  • Identify root cause of failures enabling process/recipe optimization and yield improvements in early production.
  • Stay updated on industry trends, emerging technologies, and advancements in surface characterization analytical metrologies.
  • Collaborate with external vendors and academic partners on the development of advanced characterization techniques to continuously improve lab capabilities and methodologies.
  • Lead efforts to document design processes, methodologies, and results through Metrology Capability Reports and establish Best Known Methodologies.
  • Perform other related functions as assigned.
Required Qualifications
  • Research Engineering/Scientist Associate IV: M.S. in Materials Science, Physics, Mechanical Engineering, or a related field with at least four years' of experience with surface science characterization tools.
  • Research Engineering/Scientist Associate V: M.S. in Materials Science, Physics, Mechanical Engineering, or a related field with at least six years' of experience with surface science characterization tools.
  • Proven track record of establishing and managing advanced research facilities.
  • Excellent problem-solving skills and the ability to work independently and collaboratively.
  • Strong communication skills to effectively interact with customers and team members.
  • Demonstrated ability to innovate and develop new metrologies.
Preferred Qualifications
  • Ph.D. in Materials Science, Physics, Mechanical Engineering, or a related field.
  • More than three years' of experience with surface science characterization tools.
  • Experience working with defense companies and commercial semiconductor firms.
  • Understanding of semiconductor technologies and wafer-level assembly processes.
Salary Range

TIE Pays Industry Competitive Salaries

Working Conditions
  • May work around chemical fumes
  • May work around standard office conditions
  • May work around chemicals
  • May work around electrical and mechanical hazards
  • Repetitive use of a keyboard at a workstation
  • Use of manual dexterity (ex: using a mouse)
Required Materials

Resume/CV

3 work references with their contact information; at least one reference should be from a supervisor

Letter of interest

Important

for applicants who are NOT current university employees or contingent workers: You will be prompted to submit your resume the first time you apply, then you will be provided an option to upload a new Resume for subsequent applications. Any additional Required Materials (letter of interest, references, etc.) will be uploaded in the Application Questions section; you will be able to multi-select additional files. Before submitting your online job application, ensure that ALL Required Materials have been uploaded. Once your job application has been submitted, you cannot make changes.

Important for Current university employees and contingent workers: As a current university employee or contingent worker, you MUST apply within Workday by searching for Find UT Jobs. If you are a current University employee, you must log in to Workday and update your Professional Profile before you apply. This information will be pulled into your application. The application is one page and you will be prompted to upload your resume. You must respond to the application questions presented to upload any additional Required Materials (letter of interest, references, etc.).

Employment Eligibility & Compliance

Employment Eligibility: Regular staff who have been employed in their current position for the last six continuous months are eligible for openings being recruited for through University-Wide or Open Recruiting. Staff who are promotion/transfer eligible may apply for positions without supervisor approval.

Retirement Plan Eligibility: The retirement plan is the Teacher Retirement System of Texas (TRS), subject to the position being at least 20 hours per week and at least 135 days in length. There may be an option to elect the Optional Retirement Program (ORP) instead of TRS depending on the job profile and hours.

Background Checks: A criminal history background check will be required for finalist(s) under consideration for this position.

Equal Opportunity Employer: The University of Texas at Austin is an equal opportunity/affirmative action employer, and does not discriminate on the basis of race, color, national origin, age, marital status, sex, sexual orientation, gender identity, gender expression, disability, religion, or veteran status.

Pay Transparency: UT Austin will not discriminate against employees or applicants who inquire about or disclose pay, subject to certain restrictions about disclosure among individuals with system access.

Employment Eligibility Verification: If hired, you will be required to complete the federal I-9 form and provide documents proving identity and work authorization by the third day of employment.

E-Verify: UT Austin uses E-Verify for new hires. The university's E-Verify company ID is 854197. Additional posters and notices are available via linked resources.

Compliance: Employees may be required to report violations of law under Title IX and Clery Act. The university provides notification of the Annual Security and Fire Safety report, available to employees.

#J-18808-Ljbffr