1

Vlsi Design Verification Engineer Jobs in Phoenix, AZ

CPU Formal Verification Engineer

Phoenix, AZ · On-site

$135K/yr

We work every single day to design and manufacture silicon products that empower people's digital ... As a Formal Verification Engineer, you will play a pivotal role in ensuring the reliability and ...

No one else is obsessed with engineering and has a brighter future. Every day, we create world ... Performs convergence on design by creating formal verification methodology, abstraction, and ...

Pre-Silicon Verification Engineer

Phoenix, AZ · On-site

$122.44K - $232.19K/yr

No one else is obsessed with engineering and has a brighter future. Every day, we create world ... Performs functional verification of CPU logic to ensure design will meet specification requirements.

Create abstraction models to simplify design complexity and ensure convergence on validation. * Collaborate with architects, RTL developers, and physical design teams to enhance verification ...

Senior IP Verification Engineer

Chandler, AZ · Hybrid

$161.50K - $218.50K/yr

Our Solution Engineering division is seeking a skilled verification engineer to develop testbenches ... Collaborate with others in design and verification. * Develop IP features which enable ...

Senior IP Verification Engineer

Chandler, AZ · Hybrid

$161.50K - $218.50K/yr

Our Solution Engineering division is seeking a skilled verification engineer to develop testbenches ... Collaborate with others in design and verification. * Develop IP features which enable ...

Senior IP Verification Engineer

Chandler, AZ · On-site

$161.50K - $218.50K/yr

Our Solution Engineering division is seeking a skilled verification engineer to develop testbenches ... Collaborate with others in design and verification. * Develop IP features which enable ...

Electrical Model-Based Engineering (MBE) concepts and electronic Bills of Material (eBOMs) experience. * Support reviews of Software documents per Program Requirements * Perform design verification ...

next page

Showing results 1-20

Vlsi Design Verification Engineer information

See Phoenix, AZ salary details

$98.9K

$139.8K

$156.5K

How much do vlsi design verification engineer jobs pay per year?

As of May 28, 2026, the average yearly pay for vlsi design verification engineer in Phoenix, AZ is $139,760.00, according to ZipRecruiter salary data. Most workers in this role earn between $127,400.00 and $155,500.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a VLSI Design Verification Engineer, and why are they important?

To thrive as a VLSI Design Verification Engineer, you need a solid background in digital logic design, computer architecture, and verification methodologies, typically supported by a degree in electrical engineering or a related field. Proficiency with hardware description languages like Verilog or VHDL, simulation tools such as ModelSim or Synopsys VCS, and familiarity with UVM or SystemVerilog are commonly required. Strong analytical thinking, attention to detail, and effective communication are crucial soft skills for identifying design flaws and collaborating with cross-functional teams. These skills and qualifications ensure accurate, reliable chip designs and efficient project execution in the competitive semiconductor industry.

What are some common challenges faced by VLSI Design Verification Engineers during the verification process?

VLSI Design Verification Engineers often encounter challenges such as managing increasingly complex system-on-chip (SoC) designs, ensuring thorough test coverage, and debugging intricate functional issues. Coordinating with cross-functional teams—like design, software, and validation—is essential to align test plans and resolve ambiguities quickly. Additionally, keeping up with evolving verification methodologies and tools (such as UVM or SystemVerilog) requires a commitment to continuous learning, but offers strong career growth opportunities for those who master them.

What is a VLSI Design Verification Engineer?

A VLSI Design Verification Engineer is a specialist responsible for ensuring that integrated circuits (ICs) and systems-on-chip (SoCs) meet their design specifications before manufacturing. They use various verification methodologies, such as simulation, formal verification, and hardware emulation, to identify and fix functional errors in digital designs. Their role is critical in the semiconductor industry to ensure product quality, reduce costly re-spins, and speed up time-to-market. They often work closely with design engineers, using tools like SystemVerilog, UVM, and other verification frameworks.

What is the difference between Vlsi Design Verification Engineer vs Vlsi Design Engineer?

AspectVlsi Design Verification EngineerVlsi Design Engineer
Primary FocusVerifying the correctness of VLSI designs through testing and simulationCreating and implementing VLSI chip designs and architectures
Skills & CertificationsHardware description languages (HDL), verification tools, scripting, knowledge of verification methodologiesHDL, digital design, synthesis, timing analysis, and physical design skills
Work EnvironmentDesign teams, verification labs, simulation environmentsDesign teams, synthesis and implementation tools, physical design environments

While both roles require HDL knowledge and work within VLSI teams, the Vlsi Design Verification Engineer primarily focuses on testing and validating designs, whereas the Vlsi Design Engineer is responsible for creating and implementing the actual chip designs.

What are popular job titles related to Vlsi Design Verification Engineer jobs in Phoenix, AZ? For Vlsi Design Verification Engineer jobs in Phoenix, AZ, the most frequently searched job titles are:
What job categories do people searching Vlsi Design Verification Engineer jobs in Phoenix, AZ look for? The top searched job categories for Vlsi Design Verification Engineer jobs in Phoenix, AZ are:
What cities near Phoenix, AZ are hiring for Vlsi Design Verification Engineer jobs? Cities near Phoenix, AZ with the most Vlsi Design Verification Engineer job openings:
CPU Formal Verification Engineer

CPU Formal Verification Engineer

Intel

Phoenix, AZ • On-site

$135K/yr

Full-time

Medical, Retirement, PTO

This job post has expired today. Applications are no longer accepted.


Intel rating

8.8

Company rating: 8.8 out of 10

Based on 143 frontline employees who took The Breakroom Quiz

9th of 137 rated electronics manufacturers


Job description

Job Details:Job Description: 

The world is transforming - and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives. Come join us and do something wonderful.

The Role and Impact:
As a Formal Verification Engineer, you will play a pivotal role in ensuring the reliability and functionality of Intel's cutting-edge IP and SoC microarchitectures. By leveraging advanced formal verification tools and methodologies, you will directly contribute to the development of world-class technology solutions that power Intel's leadership in the semiconductor industry. This is a unique opportunity to collaborate closely with architects, RTL developers, and physical design teams to verify intricate architectural features and drive innovation in modern computing systems. Your work will make a meaningful impact on Intel's products and the experiences they enable for millions of users worldwide.

Key Responsibilities:

  • Conduct formal verification of IP and SoC microarchitectures using advanced tools and methodologies based on model checking and equivalence checking algorithms.
  • Develop comprehensive formal verification test and coverage plans, defining scope, strategy, and techniques to ensure thorough verification.
  • Create abstraction models to achieve convergence on design and track, verify, and apply abstraction techniques effectively.
  • Develop formal proofs to implement verification plans and resolve failing tests using corrective measures.
  • Collaborate with architects, RTL developers, and physical design teams to verify and enhance complex architectural and microarchitectural features.
  • Document test plans and lead technical reviews with design and architecture teams, ensuring alignment and robust verification strategies.
  • Maintain and improve existing functional verification infrastructure and methodologies for future scalability.
  • Apply expertise in binary decision diagrams (BDD), data flow graphs (DFG), and modeling architecture to simplify complex problems and formally prove protocols and architectures.
Qualifications:

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your degree, research and or relevant previous job and or internship experiences.

Minimum Qualifications:


Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related specialized field with 1+ years of experience OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related specialized field with:

  • 1+ years of experience in formal verification
  • Proficiency in formal verification tools (Jasper) and methodologies, including model checking and equivalence checking algorithms.
  • Strong grasp of abstraction techniques, convergence methodologies, and simulation techniques.
  • Knowledge of binary decision diagrams (BDD) and data flow graphs (DFG) for data path analysis.

This position is not eligible for Intel immigration sponsorship.


Preferred Qualifications:

  • Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • Experience collaborating with cross-functional teams, including architects, RTL developers, and physical design engineers.
  • Understanding of complex architectural protocols and features in modern microarchitectures.
  • Proven ability to document and present formal verification plans and results effectively.


Job Type:College GradShift:Shift 1 (United States of America)Primary Location: US, Oregon, HillsboroAdditional Locations:US, Arizona, Phoenix, US, California, Folsom, US, California, Santa Clara, US, Texas, AustinBusiness group:Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions that deliver industry-leading products today while also defining the next generation of computing experiences.Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $105,650.00-149,150.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

What Intel employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom


Intel logo

About Intel

Sourced by ZipRecruiter

Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore's Law to bring smart, connected devices to every person on Earth

Industry

Manufacturing

Company size

10,000+ Employees

Headquarters location

Santa Clara, CA, US

Year founded

1968