ZipRecruiter

Log In

1

Vlsi Design Manager Jobs (NOW HIRING)

Tanisha Systems, Inc.

Physical Design Engineer

Austin, TX · On-site

$134.80K - $138.70K/yr

The ideal candidate will be responsible for various aspects of the backend VLSI design flow ... Chip-Level Floorplanning & Hierarchical Design - Manage top-level layout planning, pin assignments ...

Trispark Inc

Physical Design Engineer

Austin, TX · On-site

$134.80K - $138.70K/yr

The ideal candidate will be responsible for various aspects of the backend VLSI design flow ... Top-Level Physical Design: • Chip-Level Floorplanning & Hierarchical Design - Manage top-level ...

Insilico

Physical Design Engineer

San Jose, CA

$159.40K - $164.10K/yr

Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... The management and its entire team, handpicked from among the best talents in the industry, can ...

Insilico

Design Verification Engineer

Irvine, CA · On-site

$146.10K - $178.40K/yr

Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... The management and its entire team, handpicked from among the best talents in the industry, can ...

Insilico

Design Verification Engineer

Irvine, CA

$146.10K - $178.40K/yr

Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... The management and its entire team, handpicked from among the best talents in the industry, can ...

Insilico

Physical Design Engineer

San Jose, CA · On-site

$159.40K - $164.10K/yr

Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... The management and its entire team, handpicked from among the best talents in the industry, can ...

next page

Showing results 1-20

People also search for

All JobsVlsi Design Manager Jobs

Vlsi Design Manager information

See salary details

$42K

$114.5K

$201.5K

How much do vlsi design manager jobs pay per year?

As of Jun 2, 2026, the average yearly pay for vlsi design manager in the United States is $114,491.00, according to ZipRecruiter salary data. Most workers in this role earn between $83,500.00 and $144,000.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a VLSI Design Manager, and why are they important?

To thrive as a VLSI Design Manager, you need a strong background in semiconductor physics, digital/analog circuit design, and experience with RTL design, typically supported by an engineering degree in electronics or a related field. Proficiency with EDA tools such as Cadence, Synopsys, and Mentor Graphics, along with knowledge of industry standards like Verilog or VHDL, is essential, and certifications in project management can be advantageous. Exceptional leadership, communication, and problem-solving skills help coordinate cross-functional teams and drive complex projects to successful completion. These skills and qualities are critical for ensuring efficient design cycles, high-quality silicon delivery, and effective team management in this fast-evolving industry.

What are some common challenges faced by VLSI Design Managers in coordinating multidisciplinary teams?

VLSI Design Managers often work with teams comprising digital, analog, verification, and physical design engineers, which can present challenges in aligning schedules, priorities, and communication styles. Ensuring smooth collaboration between these groups requires strong project management skills and clear communication to prevent bottlenecks and misunderstandings. Additionally, keeping up with rapidly evolving technology and ensuring all team members are trained on the latest tools can be demanding. Managers must balance technical oversight with people management, all while meeting tight project deadlines.

What are VLSI Design Managers?

VLSI Design Managers are professionals who oversee the design and development of Very Large Scale Integration (VLSI) circuits and systems. Their role involves managing teams of engineers, coordinating design projects, setting technical direction, and ensuring that chip designs meet performance, cost, and schedule requirements. They work closely with cross-functional teams, including verification, validation, and manufacturing, to bring complex semiconductor products from concept to production. VLSI Design Managers need strong technical expertise in semiconductor design, leadership skills, and experience with industry-standard design tools.

What is the difference between Vlsi Design Manager vs Vlsi Design Engineer?

AspectVlsi Design ManagerVlsi Design Engineer
Required CredentialsBachelor's/Master's in Electrical Engineering, relevant experience, leadership skillsBachelor's/Master's in Electrical Engineering, strong technical skills
Work EnvironmentTeam leadership, project management, cross-functional collaborationDesign, simulation, coding, testing of VLSI circuits
Employer & Industry UsageFoundries, fabless companies, semiconductor firmsDesign houses, semiconductor companies, tech firms
Common Search & Comparison IntentUnderstanding managerial roles in VLSI designTechnical design and implementation tasks

The Vlsi Design Manager oversees design teams, manages projects, and ensures timely delivery, requiring leadership and project management skills. In contrast, the Vlsi Design Engineer focuses on the technical aspects of circuit design, simulation, and verification. Both roles are essential in the semiconductor industry but differ mainly in scope and responsibilities.

More about Vlsi Design Manager jobs
What cities are hiring for Vlsi Design Manager jobs? Cities with the most Vlsi Design Manager job openings:
What are the most commonly searched types of Vlsi Design jobs? The most popular types of Vlsi Design jobs are:
What states have the most Vlsi Design Manager jobs? States with the most job openings for Vlsi Design Manager jobs include:
What job categories do people searching Vlsi Design Manager jobs look for? The top searched job categories for Vlsi Design Manager jobs are:
Vlsi Design Manager jobs near you
Physical Design Engineer

Physical Design Engineer

Tanisha Systems, Inc.

Austin, TX • On-site

$134.80K - $138.70K/yr

Other

This job post has expired today. Applications are no longer accepted.

Job description

Physical Design Engineer
Sunnyvale CA or Austin TX- Onsite
Fulltime / FTE
Salary: Market- Negotiable
Job Overview:
We are looking for a highly skilled Physical Design Engineer to work at block level and/or top level for high-performance ASICs, SoCs, and custom silicon chips with strong scripting skills. The ideal candidate will be responsible for various aspects of the backend VLSI design flow, including floorplanning, placement, clock tree synthesis (CTS), routing, timing closure, and sign-off verification. The role requires expertise in EDA tools, physical verification methodologies, power optimization, and performance tuning.
Key Responsibilities:
Block-Level Physical Design:
  • Floorplanning & Partitioning – Define optimal floorplan with power grid, macro placements, and congestion analysis.
  • Strong scripting experience.
  • Placement & Optimization – Perform standard cell placement, legalization, and optimization to improve area, power, and timing.
  • Clock Tree Synthesis (CTS) – Design and optimize low-skew, high-performance clock networks.
  • Routing & DRC Closure – Ensure successful global and detailed routing, meeting design rule constraints.
  • Timing Closure – Work on setup/hold timing violations, signal integrity, and cross-talk reduction using static timing analysis (STA).
  • Power & IR Drop Analysis – Optimize power planning, power integrity (IR drop, EM), and leakage reduction techniques.
Top-Level Physical Design:
  • Chip-Level Floorplanning & Hierarchical Design – Manage top-level layout planning, pin assignments, and cross-block optimizations.
  • Strong scripting experience.
  • Clock & Power Distribution – Design robust clock trees and power delivery networks (PDN).
  • Integration of IP & Sub-blocks – Ensure seamless integration of IP blocks and handle complex routing challenges.
  • Chip Assembly & Sign-Off – Perform final netlist-to-GDSII implementation, addressing physical and electrical verification.
DFT Integration – Work with Design for Test (DFT) teams to ensure scan chain connectivity and testability.

Apply