Guide board-level debug using schematics, layouts, and design documentation to direct analysis and ... ASIC, firmware, and thermal debug. * Manage and develop a team of FA engineers by setting ...
Guide board-level debug using schematics, layouts, and design documentation to direct analysis and ... ASIC, firmware, and thermal debug. * Manage and develop a team of FA engineers by setting ...
Guide board-level debug using schematics, layouts, and design documentation to direct analysis and ... engineers. * Deep expertise in GPU ASIC debug, validation, and functional or stress test ...
Guide board-level debug using schematics, layouts, and design documentation to direct analysis and ... engineers. * Deep expertise in GPU ASIC debug, validation, and functional or stress test ...
Java Developer - Remote / Telecommute
Woodbridge, NJ · On-site
$44 - $49/hr
Design and implement microservices architecture. * Perform SQL performance tuning and manage ... Senior Java Engineer level expertise. Benefits Our Benefits Include: * Medical, Dental, and Vision ...
New
Java Developer - Remote / Telecommute
Woodbridge, NJ · On-site
$44 - $49/hr
Design and implement microservices architecture. * Perform SQL performance tuning and manage ... Senior Java Engineer level expertise. Benefits Our Benefits Include: * Medical, Dental, and Vision ...
New
Java Developer - Remote / Telecommute
Secaucus, NJ · On-site
$45 - $50/hr
Java Developer - Remote / Telecommute Job Location: Secaucus, NJ Job Type: Contract Job Overview ... Responsibilities: * Design, develop, test, and deploy Java-based applications. * Develop ...
Java Developer - Remote / Telecommute
Secaucus, NJ · On-site
$45 - $50/hr
Java Developer - Remote / Telecommute Job Location: Secaucus, NJ Job Type: Contract Job Overview ... Responsibilities: * Design, develop, test, and deploy Java-based applications. * Develop ...
Design Verification Engineer - Acacia Networks
Holmdel, NJ · On-site
$152K - $221K/yr
... DVT) Engineer to design and run automated testing of PIC devices, assist development teams with ... optical packaging, ASIC development, and the operations teams to deliver leading edge, high ...
Design Verification Engineer - Acacia Networks
Holmdel, NJ · On-site
$152K - $221K/yr
... DVT) Engineer to design and run automated testing of PIC devices, assist development teams with ... optical packaging, ASIC development, and the operations teams to deliver leading edge, high ...
Design Verification Engineer - Acacia (Onsite)
$154K - $225K/yr
... DVT) Engineer to design and run automated testing of PIC devices, assist development teams with ... optical packaging, ASIC development, and the operations teams to deliver leading edge, high ...
Design Verification Engineer - Acacia (Onsite)
$154K - $225K/yr
... DVT) Engineer to design and run automated testing of PIC devices, assist development teams with ... optical packaging, ASIC development, and the operations teams to deliver leading edge, high ...
FPGA Engineer - Control Systems
Princeton, NJ · On-site
$150/hr
We're looking for a few visionary scientists and engineers to join our team, to move fast and blow ... You'll design, implement, and verify features across the control stack, from RTL through hardware ...
FPGA Engineer - Control Systems
Princeton, NJ · On-site
$150/hr
We're looking for a few visionary scientists and engineers to join our team, to move fast and blow ... You'll design, implement, and verify features across the control stack, from RTL through hardware ...
FPGA Engineer
Moorestown, NJ · On-site
$128K - $164K/yr
Apply Now RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded software, System ... Key Responsibilities FPGA Design and Development: Design and develop IP cores and FPGA ...
FPGA Engineer
Moorestown, NJ · On-site
$128K - $164K/yr
Apply Now RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded software, System ... Key Responsibilities FPGA Design and Development: Design and develop IP cores and FPGA ...
$134K - $195K/yr
What You Will Do As a Field Applications Engineer (FAE) , your key responsibilities will be ... Experience in FPGA, ASIC, and/or digital design * Experience with FPGA development tools (e.g ...
$134K - $195K/yr
What You Will Do As a Field Applications Engineer (FAE) , your key responsibilities will be ... Experience in FPGA, ASIC, and/or digital design * Experience with FPGA development tools (e.g ...
Customer Projects Hardware Engineer - Aerospace, Defense & Government (ADG)
Hazlet, NJ · On-site
$134K - $195K/yr
Altera is an independent company delivering programmable solutions that power high-performance and ... RTL experience-both board level hardware design and RTL code * Experience with board-level design ...
Customer Projects Hardware Engineer - Aerospace, Defense & Government (ADG)
Hazlet, NJ · On-site
$134K - $195K/yr
Altera is an independent company delivering programmable solutions that power high-performance and ... RTL experience-both board level hardware design and RTL code * Experience with board-level design ...
Altera is an independent company delivering programmable solutions that power high-performance and ... RTL experience-both board level hardware design and RTL code * Experience with board-level design ...
Altera is an independent company delivering programmable solutions that power high-performance and ... RTL experience-both board level hardware design and RTL code * Experience with board-level design ...
Civil Engineer
Parsippany, NJ · On-site
$100K - $110K/yr
Partial telecommuting is permitted up to 3 days per week. Job title: Civil Engineer (REF# MB0526 ... Prepares the planning, design and permitting documents of civil engineering, land development and ...
Civil Engineer
Parsippany, NJ · On-site
$100K - $110K/yr
Partial telecommuting is permitted up to 3 days per week. Job title: Civil Engineer (REF# MB0526 ... Prepares the planning, design and permitting documents of civil engineering, land development and ...
Civil Engineer
Parsippany, NJ · Hybrid
$100K - $110K/yr
Partial telecommuting is permitted up to 3 days per week. Job title: Civil Engineer (REF# MB0526 ... Prepares the planning, design and permitting documents of civil engineering, land development and ...
Civil Engineer
Parsippany, NJ · Hybrid
$100K - $110K/yr
Partial telecommuting is permitted up to 3 days per week. Job title: Civil Engineer (REF# MB0526 ... Prepares the planning, design and permitting documents of civil engineering, land development and ...
Sr Manager - Solution Engineering
Matawan, NJ · On-site
$149K - $196K/yr
... Telecommuting Role) - Full Time: Serve as a technical expert on solutions design, development, and ... Work with various stakeholders including sales team, products team, engineering team to jointly ...
Sr Manager - Solution Engineering
Matawan, NJ · On-site
$149K - $196K/yr
... Telecommuting Role) - Full Time: Serve as a technical expert on solutions design, development, and ... Work with various stakeholders including sales team, products team, engineering team to jointly ...
Full Stack and AI Engineer
Basking Ridge, NJ · On-site
$91K - $163K/yr
Software engineering is the application of engineering to the design, development, implementation ... design discussions *All Telecommuters will be required to adhere to UnitedHealth Group ...
Full Stack and AI Engineer
Basking Ridge, NJ · On-site
$91K - $163K/yr
Software engineering is the application of engineering to the design, development, implementation ... design discussions *All Telecommuters will be required to adhere to UnitedHealth Group ...
Full Stack and AI Engineer
Basking Ridge, NJ · Remote
$91K - $163K/yr
Software engineering is the application of engineering to the design, development, implementation ... design discussions *All Telecommuters will be required to adhere to UnitedHealth Group ...
Full Stack and AI Engineer
Basking Ridge, NJ · Remote
$91K - $163K/yr
Software engineering is the application of engineering to the design, development, implementation ... design discussions *All Telecommuters will be required to adhere to UnitedHealth Group ...
Director of eSoftware Engineering - FPGA / Equities Low Latency Trading
Jersey City, NJ · On-site
$135K - $174K/yr
Design and deliver high-performance network subsystems on FPGA, including deep TCP/IP expertise and ... Engineer and integrate Layer 1 switching and ultra-low latency signal distribution capabilities ...
Director of eSoftware Engineering - FPGA / Equities Low Latency Trading
Jersey City, NJ · On-site
$135K - $174K/yr
Design and deliver high-performance network subsystems on FPGA, including deep TCP/IP expertise and ... Engineer and integrate Layer 1 switching and ultra-low latency signal distribution capabilities ...
Director of eSoftware Engineering - FPGA / Equities Low Latency Trading
Jersey City, NJ · On-site
$142K - $182K/yr
Design and deliver high-performance network subsystems on FPGA, including deep TCP/IP expertise and ... Engineer and integrate Layer 1 switching and ultra-low latency signal distribution capabilities ...
Director of eSoftware Engineering - FPGA / Equities Low Latency Trading
Jersey City, NJ · On-site
$142K - $182K/yr
Design and deliver high-performance network subsystems on FPGA, including deep TCP/IP expertise and ... Engineer and integrate Layer 1 switching and ultra-low latency signal distribution capabilities ...
Director of eSoftware Engineering - FPGA / Equities Low Latency Trading
Jersey City, NJ · On-site
$204K - $285K/yr
Design and deliver high-performance network subsystems on FPGA, including deep TCP/IP expertise and ... Engineer and integrate Layer 1 switching and ultra-low latency signal distribution capabilities ...
Director of eSoftware Engineering - FPGA / Equities Low Latency Trading
Jersey City, NJ · On-site
$204K - $285K/yr
Design and deliver high-performance network subsystems on FPGA, including deep TCP/IP expertise and ... Engineer and integrate Layer 1 switching and ultra-low latency signal distribution capabilities ...
Design and deliver high-performance network subsystems on FPGA, including deep TCP/IP expertise and ... Engineer and integrate Layer 1 switching and ultra-low latency signal distribution capabilities ...
Design and deliver high-performance network subsystems on FPGA, including deep TCP/IP expertise and ... Engineer and integrate Layer 1 switching and ultra-low latency signal distribution capabilities ...
Telecommute Asic Rtl Design Engineer information
What are some common challenges faced by telecommute ASIC RTL design engineers, and how can they be addressed?
What are the key skills and qualifications needed to thrive as a telecommute ASIC RTL design engineer?
What is a telecommute ASIC RTL design engineer?
What is the difference between Telecommute Asic Rtl Design Engineer vs Telecommute Digital IC Design Engineer?
| Aspect | Telecommute Asic Rtl Design Engineer | Telecommute Digital IC Design Engineer |
|---|---|---|
| Credentials | Bachelor's or Master's in Electrical Engineering or Computer Engineering; experience with RTL coding | Bachelor's or Master's in Electrical Engineering or Computer Engineering; experience with digital circuit design |
| Work Environment | Remote, primarily designing RTL code for ASICs | Remote, focusing on digital IC architecture and design |
| Industry Usage | Common in semiconductor and electronics companies |
Both roles often require similar educational backgrounds and work remotely in the semiconductor industry. The main difference lies in their focus: RTL Design Engineers concentrate on writing RTL code for ASICs, while Digital IC Design Engineers work on broader digital circuit architecture. Candidates should choose based on their specific skills and career interests in digital design or RTL coding.
Failure Analysis Engineering Manager, GPU ASIC and PCBA Debug
Secaucus, NJ • On-site
$128K/yr
Full-time
Re-posted 9 days ago
Advanced Micro Devices rating
8.6
Based on 13 frontline employees who took The Breakroom Quiz
27th of 157 rated electronics manufacturers
Job description
At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.
THE ROLE:
The Quality Engineering team is looking for an experienced GPU ASIC and PCBA Debug and Failure Analysis Engineering Manager to lead and develop a team of FA engineers. This role is intended for a proven people manager with prior experience building, mentoring, and guiding high-performing engineering teams, while also serving as a strong technical lead in GPU ASIC and board-level (PCBA) failure analysis. The individual will oversee customer and factory failure investigations for GPU accelerators, help drive failure reproduction and isolation, and work closely with cross-functional teams including design, validation, FW, and manufacturing to accelerate root cause analysis and corrective actions. Your contributions will directly impact team effectiveness, product quality, reliability, and customer satisfaction.
THE PERSON:
The ideal candidate is a strong people leader and technical expert who leads by example and is passionate about building, teaching, and mentoring a growing team of high-performing FA engineers. They bring prior experience managing, hiring, and developing engineers, creating an environment of accountability, collaboration, and continuous learning, while remaining hands-on enough to guide complex debug and failure analysis efforts in a fast-paced time to market environment. This person is a clear communicator, and a trusted technical leader who can elevate team capability, help others grow in their careers, and drive strong execution in a fast-paced environment. They combine deep analytical problem-solving skills with a practical, hands-on approach, and continuously look for ways to improve team effectiveness, technical depth, and overall quality outcomes.
KEY RESPONSIBILITIES:
- Provide technical leadership for triage and debug of complex GPU and PCBA failures across power, ASIC, firmware, and thermals, guiding the FA team to root cause.
- Lead failure reproduction and triage by defining debug plans, directing investigations, and guiding experiments and escalation paths for complex issues.
- Drive debug automation, diagnostic tools, and data analysis methods that improve triage efficiency and consistency across failure domains.
- Lead cross-functional triage with manufacturing partners and AMD teams to align on failure hypotheses, reproduction, and root cause.
- Guide board-level debug using schematics, layouts, and design documentation to direct analysis and mentor engineers through the process.
- Ensure clear documentation of failure analysis results, root cause findings, and corrective actions for customer and internal use.
- Present technical findings, triage updates, risks, and recovery plans to stakeholders and senior leadership.
- Drive continuous improvement of FA methods, triage processes, and best practices across power, ASIC, firmware, and thermal debug.
- Manage and develop a team of FA engineers by setting priorities, providing technical guidance, and coaching through complex investigations.
PREFERRED EXPERIENCE:
- Experience leading and developing engineering teams, with a strong track record of hiring, coaching, mentoring, and growing FA engineers.
- Deep expertise in GPU ASIC debug, validation, and functional or stress test development.
- Strong background in PCBA diagnostics, failure analysis, and board-level debug from NPI through production.
- Experience leading triage across power, ASIC, firmware, and thermal failure domains.
- Strong hands-on lab experience with oscilloscopes, logic analyzers, and custom debug tools.
- Solid understanding of firmware, drivers, and hardware interactions in complex system debug.
- Extensive experience in hardware verification, system integration, and failure reproduction.
- Proficient in Python, shell scripting, and working across Windows and Linux environments.
- Strong leadership, communication, and presentation skills, with the ability to teach, mentor, and lead by example.
- Able to read schematics, interpret datasheets, identify components, and support board-level debug and rework.
- Knowledge of high-speed digital design, HBM or GDDR memory, PCIe, and GPU data center systems is a plus.
ACADEMIC CREDENTIALS:
- Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field.
LOCATION:
- Secaucus, NJ
This role is not eligible for visa sponsorship.
#LI-LB1
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here.
This posting is for an existing vacancy.
What Advanced Micro Devices employees say
Pay
Benefits
Hours and flexibility
Workplace
Get the full story on Breakroom
About Advanced Micro Devices (AMD)
Sourced by ZipRecruiter
Industry
Computer and electronic product manufacturing and manufacturing
Company size
5,001 - 10,000 Employees
Headquarters location
Sunnyvale, CA, US