ZipRecruiter

Log In

1

Synopsys Verification Engineer Jobs (NOW HIRING)

E-Solutions

Design Verification Engineer

Dallas, TX · On-site

$135K - $164K/yr

Manage complex subsystem verification with Synopsys peripherals- testbench development, coverage and validation and should be able to hit the ground running in Cadence flows * Need to be able to ...

Staffing the Universe

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Exposure to FPGA programming and FPGA tools will be helpful. Independent, self-motivated with good ... UVM/System Verilog (Preference: 5) Python (Preference: 3) Synopsys/Cadence EDA Verification Tools

Saransh Inc

FPGA Verification Engineer

Mountain View, CA · On-site

$153K - $197K/yr

FPGA Verification Engineer Location: Mountain View, CA (Onsite from Day 1) Contract Must Have ... Experience with industry-standard verification tools (e.g., QuestaSim, Synopsys VCS). * Knowledge ...

Voltai

Design Verification Engineer

Palo Alto, CA · On-site

$160K - $195K/yr

Senior Verification Engineer Voltai is developing world models, and agents to learn, evaluate, plan ... Synopsys & GlobalFoundries, Head of Sales & CRO of Cadence, former US Secretary of Defense ...

Phizenix

SOC Design Verification Engineer

Santa Clara, CA · On-site

$159K - $195K/yr

We are seeking an experienced SoC Design Verification Engineer with a strong background in UVM ... tools (e.g., Synopsys VCS, Cadence Xcelium, or Mentor Questa). Good to Have: * Gate-Level ...

next page

Showing results 1-20

People also search for

All JobsSynopsys Verification Engineer Jobs

Synopsys Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do synopsys verification engineer jobs pay per year?

As of Jun 6, 2026, the average yearly pay for synopsys verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a Synopsys Verification Engineer, and why are they important?

To thrive as a Synopsys Verification Engineer, you need a solid background in digital design, hardware description languages (like Verilog or VHDL), and verification methodologies, often supported by a degree in electrical or computer engineering. Familiarity with Synopsys verification tools (such as VCS, Verdi, or Design Compiler), scripting languages (Perl, Python, TCL), and UVM methodology is typically required. Strong analytical thinking, attention to detail, and effective teamwork skills help engineers excel in identifying design flaws and collaborating with design teams. These competencies are crucial for ensuring chip designs are robust, functional, and delivered on schedule in highly complex semiconductor projects.

What does a Synopsys Verification Engineer do?

A Synopsys Verification Engineer specializes in verifying the functionality and performance of integrated circuits and systems using Synopsys tools and methodologies. They develop and execute test plans, create testbenches, and utilize hardware description languages (HDLs) like Verilog or VHDL to ensure designs meet specifications. These engineers work closely with design teams to identify and resolve issues early in the development process, often using simulation, formal verification, and emulation technologies. Their work is essential for delivering high-quality, reliable semiconductor products.

What is the difference between Synopsys Verification Engineer vs FPGA Verification Engineer?

AspectSynopsys Verification EngineerFPGA Verification Engineer
CredentialsBachelor's/Master's in Electrical Engineering, Computer Engineering, or related fields; knowledge of verification toolsBachelor's/Master's in Electrical Engineering, Computer Engineering, or related fields; experience with FPGA design and verification tools
Work EnvironmentSemiconductor and EDA tool companies, design teams, verification labsHardware design firms, FPGA development teams, embedded systems companies
Industry UsageUsed in semiconductor, ASIC, and verification tool industriesCommon in digital hardware, embedded systems, and FPGA development sectors

The Synopsys Verification Engineer focuses on verifying integrated circuit designs using Synopsys tools, while the FPGA Verification Engineer specializes in testing FPGA hardware designs. Both roles require strong verification skills, but the former emphasizes software-based verification in chip design, whereas the latter concentrates on hardware testing and FPGA development.

How does a Synopsys Verification Engineer typically collaborate with design and software teams during a project?

As a Synopsys Verification Engineer, collaboration with both design and software teams is a fundamental part of the workflow. You will regularly interact with design engineers to review specifications, clarify functional requirements, and debug issues identified during simulation or emulation. Additionally, you may work closely with software teams to ensure that verification environments are compatible with firmware or drivers and to validate end-to-end functionality. Frequent communication and joint problem-solving sessions are essential to ensure that verification goals align with overall project milestones.
Infographic showing various Synopsys Verification Engineer job openings in the United States as of May 2026, with employment types broken down into 25% Part Time, and 75% Contract. Highlights an 93% Physical, 2% Hybrid, and 5% Remote job distribution, with an average salary of $149,150 per year, or $71.7 per hour.
ASIC Digital Verification, Principal Engineer - 15149

ASIC Digital Verification, Principal Engineer - 15149

Synopsys

Austin, TX • On-site

$166K - $249K/yr

Full-time

Posted 2 days ago

Job description

General Information
Job Title
ASIC Digital Verification, Principal Engineer
Job ID
15149
City
Austin
State/Province
Texas
Date Posted
05-Feb-2026
Job Category
Engineering
Job Subcategory
ASIC Digital Design
Hire Type
Employee
Remote Eligible
No
Base Salary Range: $166000 - $249000
Descriptions & Requirements
Job Description and Requirements
We Are:
At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
You Are:
An experienced and highly skilled ASIC Digital Verification Engineer with a passion for ensuring the highest quality in digital design. You have a deep understanding of verification methodologies and are proficient in using advanced verification tools and techniques. Your expertise allows you to work independently, taking on complex challenges and delivering innovative solutions. You are detail-oriented, with a strong analytical mindset, and can communicate effectively with various stakeholders. Your ability to mentor and lead junior engineers is a testament to your extensive experience in the field. You thrive in a collaborative environment and are committed to continuous learning and improvement.
What You'll Be Doing:
  • Designing and implementing verification environments to ensure the correctness of Interface IP protocols.
  • Creating and executing detailed test plans to verify complex ASIC designs.
  • Developing and maintaining verification IP and testbenches using SystemVerilog and UVM.
  • Collaborating with design and architecture teams to identify and fix bugs.
  • Performing functional coverage analysis and driving coverage closure.
  • Mentoring and guiding junior verification engineers in best practices and methodologies.

The Impact You Will Have:
  • Ensuring the delivery of high-quality, reliable ASIC designs that meet customer specifications.
  • Enhancing the robustness and efficiency of our verification processes and methodologies.
  • Contributing to the successful launch of Interface IP products, impacting various industries.
  • Driving innovation and excellence within the verification team.
  • Improving the overall performance and functionality of Synopsys' IP offerings.
  • Fostering a culture of continuous improvement and technical excellence.

What You'll Need:
  • Extensive experience in ASIC digital verification, specifically with Interface IP protocols, such as PCIe, CXL, DDR, Ethernet.
  • Proficiency in SystemVerilog and UVM methodologies.
  • Strong understanding of digital design and verification concepts.
  • Experience with simulation tools such as VCS, ModelSim, or similar.
  • Excellent problem-solving skills and attention to detail.

Who You Are:
  • Detail-oriented with a strong analytical mindset.
  • Excellent communicator, able to convey complex technical concepts clearly.
  • Collaborative team player who thrives in a dynamic environment.
  • Proactive and self-motivated, with a commitment to continuous learning.
  • Mentor and leader, capable of guiding and developing junior engineers.

The Team You'll Be A Part Of:
You will be part of a highly skilled and motivated verification team focused on delivering cutting-edge Interface IP solutions. The team is dedicated to maintaining the highest standards of quality and performance, working collaboratively to tackle complex verification challenges. You will have the opportunity to work alongside industry experts and contribute to the development of next-generation technologies.
Rewards and Benefits:
We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.
Synopsys logo

About Synopsys

Sourced by ZipRecruiter

Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software partner for creative companies developing the electronic products and software applications we rely on every single day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you're a system-on-chip (SoC) designer building advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver exceptional, secure products for the era of connected everything. The company is headquartered in Mountain View, California, and has approximately 113 offices located throughout North America, South America, Europe, Japan, Asia and India. Since 1986, Synopsys has been at the heart of accelerating electronics innovation with engineers around the world having used Synopsys technology to successfully design and create billions of chips and systems that are found in the electronics that people rely on every single day.

Industry

Computer and computer peripheral equipment and software wholesalers

Company size

10,000+ Employees

Headquarters location

Mountain View, CA, US

Year founded

1986

Social media

FacebookTwitter

View All Synopsys Jobs

Apply