ZipRecruiter

Log In

1

Synopsys Verification Engineer Jobs (NOW HIRING)

Voltai, Inc

Design Verification Engineer

Palo Alto, CA · On-site

$159K - $195K/yr

... Synopsys & GlobalFoundries, Head of Sales & CRO of Cadence, former US Secretary of Defense ... As a Senior Verification Engineer, your role isn't just verifying chips but redefining how teams ...

Voltai, Inc

Design Verification Engineer

Palo Alto, CA · On-site

$160K - $195K/yr

... Synopsys & GlobalFoundries, Head of Sales & CRO of Cadence, former US Secretary of Defense ... As a Senior Verification Engineer, your role isn't just verifying chips but redefining how teams ...

Voltai

Design Verification Engineer

Palo Alto, CA · On-site

$159K - $195K/yr

... Synopsys & GlobalFoundries, Head of Sales & CRO of Cadence, former US Secretary of Defense ... As a Senior Verification Engineer, your role isn't just verifying chips but redefining how teams ...

Broadcom

Design Verification Engineer

Irvine, CA

$108K - $172K/yr

Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide leader in the ... Experience with Synopsys, Cadence, and Mentor simulations tools * Demonstrated ability to plan and ...

Broadcom

Design Verification Engineer

Fort Collins, CO · On-site

$108K - $172K/yr

Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide leader in the ... Experience with Synopsys, Cadence, and Mentor simulations tools * Demonstrated ability to plan and ...

Broadcom, Inc.

Design Verification Engineer

Broomfield, CO · On-site

$108K - $172K/yr

Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide leader in the ... Experience with Synopsys, Cadence, and Mentor simulations tools * Demonstrated ability to plan and ...

Broadcom

Design Verification Engineer

San Diego, CA · On-site

$108K - $172K/yr

Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide leader in the ... Experience with Synopsys, Cadence, and Mentor simulations tools * Demonstrated ability to plan and ...

Broadcom

Design Verification Engineer

Broomfield, CO · On-site

$108K - $172K/yr

Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide leader in the ... Experience with Synopsys, Cadence, and Mentor simulations tools * Demonstrated ability to plan and ...

next page

Showing results 1-20

People also search for

All JobsSynopsys Verification Engineer Jobs

Synopsys Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do synopsys verification engineer jobs pay per year?

As of Jun 6, 2026, the average yearly pay for synopsys verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a Synopsys Verification Engineer, and why are they important?

To thrive as a Synopsys Verification Engineer, you need a solid background in digital design, hardware description languages (like Verilog or VHDL), and verification methodologies, often supported by a degree in electrical or computer engineering. Familiarity with Synopsys verification tools (such as VCS, Verdi, or Design Compiler), scripting languages (Perl, Python, TCL), and UVM methodology is typically required. Strong analytical thinking, attention to detail, and effective teamwork skills help engineers excel in identifying design flaws and collaborating with design teams. These competencies are crucial for ensuring chip designs are robust, functional, and delivered on schedule in highly complex semiconductor projects.

What does a Synopsys Verification Engineer do?

A Synopsys Verification Engineer specializes in verifying the functionality and performance of integrated circuits and systems using Synopsys tools and methodologies. They develop and execute test plans, create testbenches, and utilize hardware description languages (HDLs) like Verilog or VHDL to ensure designs meet specifications. These engineers work closely with design teams to identify and resolve issues early in the development process, often using simulation, formal verification, and emulation technologies. Their work is essential for delivering high-quality, reliable semiconductor products.

What is the difference between Synopsys Verification Engineer vs FPGA Verification Engineer?

AspectSynopsys Verification EngineerFPGA Verification Engineer
CredentialsBachelor's/Master's in Electrical Engineering, Computer Engineering, or related fields; knowledge of verification toolsBachelor's/Master's in Electrical Engineering, Computer Engineering, or related fields; experience with FPGA design and verification tools
Work EnvironmentSemiconductor and EDA tool companies, design teams, verification labsHardware design firms, FPGA development teams, embedded systems companies
Industry UsageUsed in semiconductor, ASIC, and verification tool industriesCommon in digital hardware, embedded systems, and FPGA development sectors

The Synopsys Verification Engineer focuses on verifying integrated circuit designs using Synopsys tools, while the FPGA Verification Engineer specializes in testing FPGA hardware designs. Both roles require strong verification skills, but the former emphasizes software-based verification in chip design, whereas the latter concentrates on hardware testing and FPGA development.

How does a Synopsys Verification Engineer typically collaborate with design and software teams during a project?

As a Synopsys Verification Engineer, collaboration with both design and software teams is a fundamental part of the workflow. You will regularly interact with design engineers to review specifications, clarify functional requirements, and debug issues identified during simulation or emulation. Additionally, you may work closely with software teams to ensure that verification environments are compatible with firmware or drivers and to validate end-to-end functionality. Frequent communication and joint problem-solving sessions are essential to ensure that verification goals align with overall project milestones.
Infographic showing various Synopsys Verification Engineer job openings in the United States as of May 2026, with employment types broken down into 25% Part Time, and 75% Contract. Highlights an 93% Physical, 2% Hybrid, and 5% Remote job distribution, with an average salary of $149,150 per year, or $71.7 per hour.

FPGA Verification Engineer - Mountain View, CA- HYBRID

SR Partners LLC

Mountain View, CA • Hybrid

$152K - $195K/yr

Other

Posted 8 days ago

Job description

Hi,
our client is looking for a FPGA Verification Engineer.
Role:: FPGA Verification Engineer
Location: Mountain View, CA
Visa: Any valid working visa
Type: Hybrid
Job Description
Strong understanding of FPGA design principles and architectures.
Proficiency in System Verilog and UVM verification methodology.
Experience with industry-standard verification tools (e.g., QuestaSim, Synopsys VCS).
Knowledge of code coverage and functional coverage analysis.
Excellent debugging and problem-solving skills.
Strong communication and collaboration skills.
Requirements
Bachelor's or master's degree in electrical engineering, Computer Engineering, or a related field.
Experience in FPGA verification.
Experience with scripting languages (e.g., Python, Perl).
Familiarity with hardware description languages (e.g., VHDL, Verilog).

PSRTEK is a reputed technology recruitment and IT staffing brand with a global footprint and an admired client base. As an ideas and innovation powerhouse with a culture of excellence, we bring remarkable expertise and deliver powerfully transformative results.

Apply