1

Sta Static Timing Analysis Engineer Jobs in Illinois

FPGA Engineer

Chicago, IL · On-site

$133K - $172K/yr

  • Medical

  • Retirement

  • PTO

FPGA Engineer, Chicago, IL FPGA Engineer candidates located outside of the Chicago area can work ... timing analysis and floor planning, and validating and analyzing designs for errors and efficiency.

FPGA Engineer

Chicago, IL · On-site

$133K - $172K/yr

  • Medical

  • Retirement

  • PTO

FPGA Engineer, Chicago, IL A rapidly growing proprietary trading firm with offices in Chicago ... timing analysis and floor planning, and validating and analyzing designs for errors and efficiency.

FPGA Engineer

Chicago, IL · On-site

$175K - $225K/yr

Development experience with FPGAs (Verilog/VHDL, functional verification, and static timing closure ... reviewing applications, analyzing resumes, or assessing responses and identifying potential ...

FPGA Electrical Engineer

Chicago, IL · On-site

  • Medical

  • Retirement

  • PTO

FPGA Electrical Engineer, Chicago, IL We are seeking a talented and self-motivated FPGA Electrical ... timing analysis and floor planning, and validating and analyzing designs for errors and efficiency ...

FPGA Engineer

Chicago, IL · On-site

$175K - $225K/yr

Development experience with FPGAs (Verilog/VHDL, functional verification, and static timing closure ... reviewing applications, analyzing resumes, or assessing responses and identifying potential ...

FPGA Engineer

Chicago, IL · On-site

$175K - $225K/yr

Development experience with FPGAs (Verilog/VHDL, functional verification, and static timing closure ... reviewing applications, analyzing resumes, or assessing responses and identifying potential ...

FPGA Electrical Engineer

Chicago, IL · On-site

  • Medical

  • Retirement

  • PTO

FPGA Electrical Engineer, Chicago, IL Any FPGA Electrical Engineer located outside of the Chicago ... timing analysis and floor planning, and validating and analyzing designs for errors and efficiency.

FPGA Engineer - Work From Home

Chicago, IL · On-site +1

$133K - $172K/yr

  • Medical

  • Retirement

  • PTO

FPGA Engineer - Work From Home We are seeking a talented and self-motivated FPGA Engineer to join a ... timing analysis and floor planning, and validating and analyzing designs for errors and efficiency ...

FPGA Engineer

Chicago, IL · On-site

$125K - $200K/yr

  • Medical

  • Dental

  • Vision

  • Retirement

Analyzing the results on a day to day basis and looking for methods to speed up designs Skills and ... Working on timing closure of designs/experience with STA * Experience with developing and verifying ...

FPGA Firmware Developer

Batavia, IL · On-site

$99K - $130K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

Fermilab is seeking a FPGA Firmware Developer who will design, develop, verify, and integrate FPGA ... Performing simulation, verification, timing analysis, constraints development, and optimization.

FPGA Firmware Developer

Batavia, IL · On-site

$99K - $130K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

Fermilab is seeking a FPGA Firmware Developer who will design, develop, verify, and integrate FPGA ... Performing simulation, verification, timing analysis, constraints development, and optimization.

Sr Engineer

Oakbrook Terrace, IL · On-site

$103K - $141K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

Leading advanced electric, gas, and/or communications system performance analysis and outage investigations * Developing and implementing engineering strategies for grid modernization * Managing ...

Sr Engineer

Oakbrook Terrace, IL · On-site

$103K - $142K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

Leading advanced electric, gas, and/or communications system performance analysis and outage investigations * Developing and implementing engineering strategies for grid modernization * Managing ...

Sr Engineer

Oakbrook Terrace, IL · On-site

$103K - $142K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

Leading advanced electric, gas, and/or communications system performance analysis and outage investigations * Developing and implementing engineering strategies for grid modernization * Managing ...

Sr Engineer

Oakbrook Terrace, IL · On-site

$103K - $141K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

Leading advanced electric, gas, and/or communications system performance analysis and outage investigations * Developing and implementing engineering strategies for grid modernization * Managing ...

Showing results 21-40

Sta Static Timing Analysis Engineer information

What is a STA static timing analysis engineer?

STA (Static Timing Analysis) Engineers are specialists in the semiconductor industry who analyze and verify the timing performance of digital circuits without requiring dynamic simulation. They use specialized software tools to ensure that signal transitions occur within required time constraints, preventing issues like data corruption or circuit malfunction. Their work is crucial in the design and validation stages of integrated circuits (ICs), helping to guarantee that chips will function reliably at specified speeds and under different conditions.

What are the key skills and qualifications needed to thrive as a STA static timing analysis engineer?

To thrive as a Static Timing Analysis Engineer, you need a solid background in digital circuit design, timing concepts, and typically a degree in electrical or computer engineering. Proficiency with EDA tools such as Synopsys PrimeTime, Cadence Tempus, and scripting languages like TCL or Perl is essential. Strong problem-solving abilities, attention to detail, and effective communication skills set top performers apart in this role. These competencies ensure accurate timing verification, efficient collaboration, and successful delivery of complex semiconductor projects.

What are some common challenges faced by STA static timing analysis engineers during project cycles?

STA Static Timing Analysis Engineers often encounter challenges related to tight project deadlines and complex design specifications. Balancing multiple design corners, managing timing closure for increasingly smaller technology nodes, and coordinating with physical design, synthesis, and verification teams are key hurdles. Additionally, staying updated with evolving EDA tools and methodologies is essential to ensure accurate analysis. Effective communication and troubleshooting skills are critical to resolve timing violations and deliver high-quality silicon on schedule.

What job categories do people searching Sta Static Timing Analysis Engineer jobs in Illinois look for?

The top searched job categories for Sta Static Timing Analysis Engineer jobs in Illinois are:

What cities in Illinois are hiring for Sta Static Timing Analysis Engineer jobs?

Cities in Illinois with the most Sta Static Timing Analysis Engineer job openings:

Senior Principal Hardware Engineer

Cadence Design Systems Inc.

Cary, IL • On-site

$136K - $253K/yr

Full-time

Medical, Dental, Vision, Retirement, PTO

Re-posted 11 days ago


Cadence Design Systems rating

9.0

Company rating: 9.0 out of 10

Based on 5 frontline employees who took The Breakroom Quiz

33rd of 245 rated software companies


Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Cadence is the leader in hardware emulation-acceleration technologies and products. As a Physical Design Senior Principal Hardware Engineer, you will drive solutions for complex designs from synthesis to GDS through tape-out. You are knowledgeable about floorplan, clock construction, placement, routing, and signoff closure activities such as timing analysis, physical verification, and IR/EM. You have exceptional communication skills and can collaborate with partner RTL, DFT, and Architecture teams. As a principal engineer, you will contribute to further developing our tools and flows to improve design quality and execution. This position is located in our US offices (San Jose, CA or Raleigh, NC).

Our emulation-acceleration system platform is the most advanced industry-leading configurable scalable system, generation after generation, used in labs and datacenters. At the heart of these systems are a multitude of interconnected highly complex high-performance computing (HPC) devices based on a proprietary Boolean processor architecture. This is a role in the core technology team.

Key Responsibilities:

The duties and responsibilities Senior Principal Hardware Engineer include:

  • Drive solutions in logic synthesis, floorplan, place and route (PNR), clock construction
  • Provide continuous improvement to existing tools, flows, and methodologies
  • Optimize power, performance, and area to meet design requirements
  • Experience with advanced process nodes and technologies
  • Collaborate closely with cross functional teams to ensure proper design execution
  • Work with R&D teams to improve Cadence's suite of tools
  • Close designs adhering to timing, power, IR/EM, and foundry specifications

Qualifications

  • BS with a minimum of 10 years of experience OR MS with a minimum of 7 years of experience OR PhD with a minimum of 5 years of experience
  • Successfully owned and driven blocks/SoCs to tape-out
  • Comfortable in the latest advanced technology nodes
  • Experience in at least one scripting language like PERL, Python, TCL, or Shell is preferred
  • Self-motivated, team player with strong problem-solving skills to collaborate with teams to deliver results
  • Excellent written and verbal communication skills
  • BS/MS with8-15+ years of relevant hands-on experience in physical design

The annual salary range for California is $136,500 to $253,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We're doing work that matters. Help us solve what others can't.

What Cadence Design Systems employees say

Workplace

Get the full story on Breakroom