Senior Emulation Engineer
San Jose, CA · On-site
Senior Emulation Engineer Location: San Jose, CA Exp: 10+ years Key Skills: Veloce, Palladium, or ZeBu, PCIe and UCIe and memory technologies such as LPDDR and HBM · Set up and maintain Siemens ...
San Jose, CA · On-site
Senior Emulation Engineer Location: San Jose, CA Exp: 10+ years Key Skills: Veloce, Palladium, or ZeBu, PCIe and UCIe and memory technologies such as LPDDR and HBM · Set up and maintain Siemens ...
San Jose, CA · On-site
Senior Emulation Engineer Location: San Jose, CA Exp: 10+ years Key Skills: Veloce, Palladium, or ZeBu, PCIe and UCIe and memory technologies such as LPDDR and HBM · Set up and maintain Siemens ...
San Jose, CA · On-site
Job Title: Sr. Emulation Engineer Location: San Jose, CA (Onsite) Exp: 10+ years Key Skills: Veloce, Palladium, or ZeBu, PCIe and UCIe and memory technologies such as LPDDR and HBM * Set up and ...
San Jose, CA · On-site
Job Title: Sr. Emulation Engineer Location: San Jose, CA (Onsite) Exp: 10+ years Key Skills: Veloce, Palladium, or ZeBu, PCIe and UCIe and memory technologies such as LPDDR and HBM * Set up and ...
Austin, TX · On-site
$103K - $142K/yr
Senior Emulation Engineer Location: Austin, TX Onsite/ Remote: Hybrid (initially onsite. Basis his performance he can work with customer to reduce no of days in office). Join Customer's Emulation and ...
Quick apply
Austin, TX · On-site
$103K - $142K/yr
Senior Emulation Engineer Location: Austin, TX Onsite/ Remote: Hybrid (initially onsite. Basis his performance he can work with customer to reduce no of days in office). Join Customer's Emulation and ...
San Jose, CA · On-site
Senior Emulation Engineer Exp: 10+ years Location: San - Jose Client: EnchargeAI Rate: Case to case basis Key Skills: Veloce, Palladium, or ZeBu, PCIe and UCIe and memory technologies such as LPDDR ...
Quick apply
San Jose, CA · On-site
Senior Emulation Engineer Exp: 10+ years Location: San - Jose Client: EnchargeAI Rate: Case to case basis Key Skills: Veloce, Palladium, or ZeBu, PCIe and UCIe and memory technologies such as LPDDR ...
Santa Clara, CA · On-site
$200K - $500K/yr
Role Overview We're looking for a Senior Emulation Engineer to bring up, own, and scale the emulation infrastructure for Velaura's next-generation Physical AI SoC. You'll set up and optimize ...
Santa Clara, CA · On-site
$200K - $500K/yr
Role Overview We're looking for a Senior Emulation Engineer to bring up, own, and scale the emulation infrastructure for Velaura's next-generation Physical AI SoC. You'll set up and optimize ...
Santa Clara, CA · On-site
$200K - $500K/yr
Role Overview We're looking for a Senior Emulation Engineer to bring up, own, and scale the emulation infrastructure for Velaura's next-generation Physical AI SoC. You'll set up and optimize ...
Santa Clara, CA · On-site
$200K - $500K/yr
Role Overview We're looking for a Senior Emulation Engineer to bring up, own, and scale the emulation infrastructure for Velaura's next-generation Physical AI SoC. You'll set up and optimize ...
Santa Clara, CA · On-site
$200K - $300K/yr
Role Overview We're looking for a Senior Emulation Engineer to bring up, own, and scale the emulation infrastructure for Velaura's next-generation Physical AI SoC. You'll set up and optimize ...
Santa Clara, CA · On-site
$200K - $300K/yr
Role Overview We're looking for a Senior Emulation Engineer to bring up, own, and scale the emulation infrastructure for Velaura's next-generation Physical AI SoC. You'll set up and optimize ...
San Jose, CA · On-site
$122K - $168K/yr
To achieve this goal, we collaborate closely with both hardware and software engineers to identify ... Partition and map complex multi-million-gate designs onto emulation systems and multi-FPGA ...
Quick apply
San Jose, CA · On-site
$122K - $168K/yr
To achieve this goal, we collaborate closely with both hardware and software engineers to identify ... Partition and map complex multi-million-gate designs onto emulation systems and multi-FPGA ...
San Jose, CA · On-site
$122K - $168K/yr
To achieve this goal, we collaborate closely with both hardware and software engineers to identify ... Partition and map complex multi-million-gate designs onto emulation systems and multi-FPGA ...
San Jose, CA · On-site
$122K - $168K/yr
To achieve this goal, we collaborate closely with both hardware and software engineers to identify ... Partition and map complex multi-million-gate designs onto emulation systems and multi-FPGA ...
San Jose, CA · On-site
$122K - $168K/yr
To achieve this goal, we collaborate closely with both hardware and software engineers to identify ... Partition and map complex multi-million-gate designs onto emulation systems and multi-FPGA ...
San Jose, CA · On-site
$122K - $168K/yr
To achieve this goal, we collaborate closely with both hardware and software engineers to identify ... Partition and map complex multi-million-gate designs onto emulation systems and multi-FPGA ...
San Jose, CA · On-site
To achieve this goal, we collaborate closely with both hardware and software engineers to identify ... Partition and map complex multi-million-gate designs onto emulation systems and multi-FPGA ...
San Jose, CA · On-site
To achieve this goal, we collaborate closely with both hardware and software engineers to identify ... Partition and map complex multi-million-gate designs onto emulation systems and multi-FPGA ...
Mountain View, CA · On-site
$175K - $400K/yr
We're hiring a Senior/Staff Emulation Engineer to build the infrastructure, flows, and debug methodology behind our advanced connectivity SoCs. The role sits in the Emulation team, but the impact is ...
Mountain View, CA · On-site
$175K - $400K/yr
We're hiring a Senior/Staff Emulation Engineer to build the infrastructure, flows, and debug methodology behind our advanced connectivity SoCs. The role sits in the Emulation team, but the impact is ...
OR · On-site +1
$170K - $250K/yr
The Role We are seeking a Senior ASIC Emulation Engineer who will lead the bring-up, deployment, and optimization of our pre-silicon emulation platforms. You will work closely with architecture, RTL ...
OR · On-site +1
$170K - $250K/yr
The Role We are seeking a Senior ASIC Emulation Engineer who will lead the bring-up, deployment, and optimization of our pre-silicon emulation platforms. You will work closely with architecture, RTL ...
Seattle, WA · On-site
$170K - $250K/yr
The Role We are seeking a Senior ASIC Emulation Engineer who will lead the bring-up, deployment, and optimization of our pre-silicon emulation platforms. You will work closely with architecture, RTL ...
Seattle, WA · On-site
$170K - $250K/yr
The Role We are seeking a Senior ASIC Emulation Engineer who will lead the bring-up, deployment, and optimization of our pre-silicon emulation platforms. You will work closely with architecture, RTL ...
Huntsville, AL · On-site
$103K - $141K/yr
Senior Threat Emulation Engineer Location: Huntsville, AL | Onsite Clearance Required: Minimum TS Clearence Employment Type: Full-Time Join a Growing Team at Weeghman & Briggs Weeghman & Briggs is ...
New
Huntsville, AL · On-site
$103K - $141K/yr
Senior Threat Emulation Engineer Location: Huntsville, AL | Onsite Clearance Required: Minimum TS Clearence Employment Type: Full-Time Join a Growing Team at Weeghman & Briggs Weeghman & Briggs is ...
New
Seattle, WA · On-site
$170K - $250K/yr
The Role We are seeking a Senior ASIC Emulation Engineer who will lead the bring-up, deployment, and optimization of our pre-silicon emulation platforms. You will work closely with architecture, RTL ...
Seattle, WA · On-site
$170K - $250K/yr
The Role We are seeking a Senior ASIC Emulation Engineer who will lead the bring-up, deployment, and optimization of our pre-silicon emulation platforms. You will work closely with architecture, RTL ...
Seattle, WA · On-site
$170K - $250K/yr
The Role We are seeking a Senior ASIC Emulation Engineer who will lead the bring-up, deployment, and optimization of our pre-silicon emulation platforms. You will work closely with architecture, RTL ...
Quick apply
Seattle, WA · On-site
$170K - $250K/yr
The Role We are seeking a Senior ASIC Emulation Engineer who will lead the bring-up, deployment, and optimization of our pre-silicon emulation platforms. You will work closely with architecture, RTL ...
Austin, TX · On-site
$103K - $142K/yr
Mythic's Digital Design Team is seeking a Silicon Emulation Engineer to support the development and validation of AI accelerator and AI-centric SoCs using hardware emulation platforms. This role is ...
Austin, TX · On-site
$103K - $142K/yr
Mythic's Digital Design Team is seeking a Silicon Emulation Engineer to support the development and validation of AI accelerator and AI-centric SoCs using hardware emulation platforms. This role is ...
$120K - $225K/yr
Mythic's Digital Design Team is seeking a Silicon Emulation Engineer to support the development and validation of AI accelerator and AI-centric SoCs using hardware emulation platforms. This role is ...
Quick apply
$120K - $225K/yr
Mythic's Digital Design Team is seeking a Silicon Emulation Engineer to support the development and validation of AI accelerator and AI-centric SoCs using hardware emulation platforms. This role is ...
$120K - $225K/yr
Mythic's Digital Design Team is seeking a Silicon Emulation Engineer to support the development and validation of AI accelerator and AI-centric SoCs using hardware emulation platforms. This role is ...
$120K - $225K/yr
Mythic's Digital Design Team is seeking a Silicon Emulation Engineer to support the development and validation of AI accelerator and AI-centric SoCs using hardware emulation platforms. This role is ...
$59.5K - $70.8K
1% of jobs
$70.8K - $82K
3% of jobs
$82K - $93.3K
7% of jobs
$104.4K is the 25th percentile. Wages below this are outliers.
$93.3K - $104.6K
14% of jobs
$104.6K - $115.9K
17% of jobs
The median wage is $120.6K / yr.
$115.9K - $127.1K
19% of jobs
$127.1K - $138.4K
13% of jobs
$139.8K is the 75th percentile. Wages above this are outliers.
$138.4K - $149.7K
11% of jobs
$149.7K - $161K
7% of jobs
$161K - $172.2K
5% of jobs
$172.2K - $183.5K
3% of jobs
$59.5K
$126.6K
$183.5K
| Aspect | Senior Emulation Engineer | Hardware Verification Engineer |
|---|---|---|
| Required Credentials | Bachelor's or Master's in Electrical Engineering, Computer Engineering, or related fields; experience with emulation tools | Bachelor's or Master's in Electrical Engineering, Computer Engineering, or related fields; knowledge of verification methodologies |
| Work Environment | Design and develop hardware emulation systems, work with FPGA and ASIC platforms | Design and execute verification plans, use simulation and formal verification tools |
| Industry Usage | Semiconductor, electronics, and hardware development companies | Semiconductor, electronics, and integrated circuit industries |
The main difference between a Senior Emulation Engineer and a Hardware Verification Engineer lies in their focus areas. The Senior Emulation Engineer specializes in hardware emulation systems, working closely with FPGA and ASIC platforms to validate hardware designs. In contrast, the Hardware Verification Engineer concentrates on verifying hardware functionality through simulation and formal methods. Both roles require similar educational backgrounds and are vital in semiconductor and electronics industries, but their core responsibilities and tools differ.
Cities with the most Senior Emulation Engineer job openings:
The most popular types of Emulation Engineer jobs are:
States with the most job openings for Senior Emulation Engineer jobs include:
For Senior Emulation Engineer jobs, the most frequently searched job titles are:

San Jose, CA • On-site
Other
Re-posted 4 days ago
We have an open Emulation Engineer position in San Jose, USA.
Senior Emulation Engineer
Location: San Jose, CA
Exp: 10+ years
Key Skills: Veloce, Palladium, or ZeBu, PCIe and UCIe and memory technologies such as LPDDR and HBM
· Set up and maintain Siemens Veloce emulation and prototyping platforms
· Adapt SoC designs for Emulation and Prototyping
· Develop and debug emulation testbenches and system-level environments
· Support pre-silicon validation, power/performance analysis, and early software bring-up. Participate in silicon bring-up and validation.
· Collaborate with design and verification teams to isolate design issues and accelerate debug.
· Optimize performance of the emulation workloads and reduce turnaround time.
· Work with firmware/software teams to enable use of emulators for OS and driver testing.
5 to 10 years of experience
· BS/MS/Ph.D. in EE, CS, or related field with 7+ years of SoC design experience.
· Experience with emulation platforms (Veloce, Palladium, or ZeBu) and FPGA-based prototyping systems (proFPGA, HAPS, or Protium)
· Experience with emulating high speed I/O interfaces such as PCIe and UCIe and memory technologies such as LPDDR and HBM
· Solid understanding of digital design, RTL (Verilog/SystemVerilog), and SoC architecture.
· Proficiency in hardware debug tools, waveform viewers, and logic analyzers
· Scripting skills (e.g., Python, Tcl, Perl) for automation and infrastructure Development
· Familiarity with UVM, simulation, and testbench environments. SystemVerilog and
· UVM-based verification experience a plus
• Hand-on software development experience with C/C++ is a plus