1

Senior Analog Layout Engineer Jobs in Ohio (NOW HIRING)

$100 - $125/hr

PCB layout: Design 4-16 layer boards with careful attention to signal integrity, power integrity ... analog/sensor front‑ends on the same board. * Solid understanding of EMC design principles ...

Senior Electrical Engineer Location: Columbus, Ohio Work Schedule: Hybrid -- 4 days onsite, 1 day ... Design analog, digital, mixed-signal, and power-electronic circuits, including microcontroller ...

Lead Electrical Engineer

Cincinnati, OH · On-site

$140K - $160K/yr

... analog building blocks including differential amplifiers, op amps, LDOs, filters, and data ... layout utilities (Altium, PADS, etc.) 8: 4+ years lead a large-scale technical project from start ...

This senior-level engineering role will lead complex I&C design efforts, provide technical oversight, and support the implementation of digital and analog control systems within commercial nuclear ...

This senior-level engineering role will lead complex I&C design efforts, provide technical oversight, and support the implementation of digital and analog control systems within commercial nuclear ...

This senior-level engineering role will lead complex I&C design efforts, provide technical oversight, and support the implementation of digital and analog control systems within commercial nuclear ...

This senior-level engineering role will lead complex I&C design efforts, provide technical oversight, and support the implementation of digital and analog control systems within commercial nuclear ...

Senior Logistics Engineer Marysville, OH / Indianapolis, IN Fulltime/Permanent We are seeking a ... Required Skills Warehouse Planning, Warehouse Layout Development, Material Handling, In-Plant ...

Showing results 41-60

Senior Analog Layout Engineer information

What is a senior analog layout engineer?

Senior Analog Layout Engineers are experienced professionals who design and implement the physical layout of analog integrated circuits (ICs) such as amplifiers, data converters, and power management chips. They translate circuit schematics into detailed layouts that ensure optimal electrical performance, reliability, and manufacturability. Their responsibilities include working closely with circuit designers, performing layout-versus-schematic (LVS) checks, and using specialized Electronic Design Automation (EDA) tools. Senior engineers often mentor junior staff and help resolve complex layout challenges. Their expertise is critical in ensuring the final chip meets specifications and industry standards.

What are the key skills and qualifications needed to thrive as a senior analog layout engineer?

To thrive as a Senior Analog Layout Engineer, you need deep knowledge of analog/mixed-signal IC layout, semiconductor device physics, and experience with advanced CMOS processes, typically supported by a relevant engineering degree. Proficiency with EDA tools such as Cadence Virtuoso, Mentor Graphics, and DRC/LVS verification systems is essential. Attention to detail, problem-solving, and strong collaboration skills set standout professionals apart in this role. These abilities ensure high-performance, reliable chip designs that meet stringent industry standards and project timelines.

What are some common challenges senior analog layout engineers face when collaborating with circuit designers, and how can they be addressed?

Senior Analog Layout Engineers often encounter challenges such as translating complex circuit schematics into efficient physical layouts while meeting stringent performance requirements. Miscommunications or differing priorities between layout engineers and circuit designers can lead to design iterations or delays. To address these challenges, it’s important to establish clear communication channels, participate in regular design reviews, and use collaborative tools for feedback and issue tracking. Being proactive in discussing layout constraints and providing early feedback can help ensure that both layout and performance goals are achieved efficiently.

What is the difference between Senior Analog Layout Engineer vs Analog IC Design Engineer?

AspectSenior Analog Layout EngineerAnalog IC Design Engineer
Primary FocusPhysical layout and implementation of analog circuitsDesign and simulation of analog circuits
Skills RequiredLayout tools, fabrication process knowledge, circuit understandingCircuit theory, schematic design, simulation skills
Work EnvironmentFoundries, semiconductor companies, R&D labsDesign teams, R&D departments, EDA tool usage
Common UsageInvolved in physical design phaseInvolved in circuit conceptualization and schematic design

While both roles require a strong understanding of analog circuits, the Senior Analog Layout Engineer focuses on translating circuit schematics into physical layouts, ensuring manufacturability and performance. In contrast, the Analog IC Design Engineer primarily designs and simulates the circuits themselves. Both roles often collaborate but differ in their core responsibilities and skill sets.

What are the most commonly searched types of Analog Layout Engineer jobs in Ohio?

The most popular types of Analog Layout Engineer jobs in Ohio are:

What job categories do people searching Senior Analog Layout Engineer jobs in Ohio look for?

The top searched job categories for Senior Analog Layout Engineer jobs in Ohio are:

What cities in Ohio are hiring for Senior Analog Layout Engineer jobs?

Cities in Ohio with the most Senior Analog Layout Engineer job openings:

    PCB Design & Electrical Engineer (human)

    NEURA Robotics

    On-site

    $100 - $125/hr

    Other

    Posted 20 days ago


    Key responsibilities

    • Design and verify PCB schematics and layouts from concept to production release, ensuring DFM compliance.

    • Coordinate with manufacturing partners to prepare documentation, qualify designs, and support series production.

    • Lead board bring-up, debugging, component qualification, and manage design iterations through DVT/PVT stages.


    Job description

    You own the board — from first schematic to production release.

    NEURA Robotics builds all kinds of robots packed with power electronics, high-speed digital interfaces, precision analog sensing, and dense mixed-signal layouts — all in the smallest possible form factor. We need someone who can take a PCBA from concept to a production-released, DFM‑compliant design and own every step in between. You'll work directly with our hardware, firmware, and mechanical engineers to bring up new boards fast and make them manufacturable at scale.

    Mission & challenges
    • Schematic design: Capture complex multi‑sheet schematics in Altium Designer — power stages, microcontroller & SoC support circuits, sensor interfaces (IMU, encoder, ToF, tactile), motor drive gate stages, and communication buses (e.g. CAN‑FD, EtherCAT, SPI, I²C, USB).

    • PCB layout: Design 4–16 layer boards with careful attention to signal integrity, power integrity, EMC‑compliant routing, thermal management, and mixed‑signal partitioning. Experience with impedance‑controlled routing and high‑current copper pours is essential.

    • Design verification: Run design rule checks (DRC/ERC), perform pre‑layout and post‑layout SI/PI simulations, and carry out formal design reviews with firmware and systems engineering teams.

    • NPI and DFM: Prepare and own full manufacturing documentation — Gerber/ODB++, assembly drawings, BoM, IPC‑compliant fab notes — and work directly with PCB fabricators and PCBA contract manufacturers to qualify and release designs for series production.

    • Bring‑up and debugging: Lead board bring‑up in the lab with oscilloscopes, logic analyzers, and network analyzers. Diagnose and resolve hardware issues end‑to‑end — from power rails to high‑speed digital signals.

    • Component qualification: Select, specify, and qualify components; manage lifecycle risks (EOL, long lead times, second source); maintain the approved vendor list (AVL) for electronic components in close coordination with procurement.

    • Prototype to series transition: Drive design iterations through DVT/PVT stages; support PCBA test development (ICT, functional test fixtures) and work with quality engineering on failure analysis and corrective actions.

    • Documentation and standards: Maintain clean, revision‑controlled design data in our PDM/PLM environment; ensure compliance with relevant standards (like IPC‑2221, IPC‑7711, CE/EMC directives, RoHS/REACH).

    What we can look forward to

    You know boards inside out — and you thrive in fast‑moving hardware cycles.

    You are a hands‑on electrical engineer with a strong focus on PCB design and a track record of taking complex boards all the way to production. You're as comfortable with a schematic editor as you are with a soldering iron, and you understand what it means to design for manufacturing, not just for function.

    • Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, Mechatronics, or a comparable technical field.
    • 3+ years of professional experience in PCB/PCBA design, with proven ownership of complete design cycles from schematic to production release.
    • Expert‑level command of Altium Designer (schematic capture, layout, DRC/ERC, output generation) (or comparable CAD‑tools); familiarity with simulation tools is a strong plus.
    • Strong experience with mixed‑signal board design: power electronics (SMPS, LDO, battery management, motor drives), high‑speed digital (DDR, SerDes, high‑frequency clocks), and sensitive analog/sensor front‑ends on the same board.
    • Solid understanding of EMC design principles: grounding strategies, shielding, filtering, return path management, and pre‑compliance test methodology.
    • Hands‑on DFM/DFA knowledge: panelization, via‑in‑pad, press‑fit, selective soldering, SMT/THT mixed assembly, and IPC class 2/3 requirements.
    • Practical lab skills: confident with high‑bandwidth oscilloscopes, logic analyzers, spectrum analyzers, and board rework.
    • Experience coordinating with PCB fabricators and EMS/CM partners — writing fab specs, managing first article inspections (FAI), and resolving DFM feedback.
    • Familiarity with embedded systems context: MCU/SoC integration, boot circuits, JTAG/SWD debug interfaces, and working hand‑in‑hand with firmware engineers.
    • Fluent English; good German is a strong advantage for daily collaboration.
    #J-18808-Ljbffr