1

Semiconductor Engineering Manager Jobs in Texas (NOW HIRING)

NPC Engineering Manager

Austin, TX ยท On-site

$120K - $165K/yr

... semiconductor chips. Join us and push the boundaries of materials science and engineering in a ... Manages a generally homogeneous team; adapts plans and priorities to meet service and/or ...

New

NPC Engineering Manager

Austin, TX ยท On-site

$120K - $165K/yr

... semiconductor chips. Join us and push the boundaries of materials science and engineering in a ... Manages a generally homogeneous team; adapts plans and priorities to meet service and/or ...

New

NPC Engineering Manager

Austin, TX ยท On-site

$120K - $165K/yr

... semiconductor chips. Join us and push the boundaries of materials science and engineering in a ... Manages a generally homogeneous team; adapts plans and priorities to meet service and/or ...

New

Be Seen First

Plasma Equipment Technician

Richardson, TX ยท On-site

$28 - $34/hr (+ commission)

... engineering and technical professionals with leading semiconductor companies and innovative ... Excellent organizational and time-management skills. * Strong verbal and written communication ...

Engineering Manager San Antonio, TX, United States req31084 What you will enjoy doing* * You are ... semiconductor manufacturing, providing life-saving medical oxygen and enabling clean hydrogen ...

Showing results 41-60

Semiconductor Engineering Manager information

See Texas salary details

$43.3K

$136.8K

$162.1K

How much do semiconductor engineering manager jobs pay per year?

As of Sep 3, 2026, the average yearly pay for semiconductor engineering manager in Texas is $136,830.00, according to ZipRecruiter salary data. Most workers in this role earn between $108,500.00 and $161,200.00 per year, depending on experience, location, and employer.

What does a semiconductor engineering manager do?

A Semiconductor Engineering Manager oversees teams responsible for designing, developing, and manufacturing semiconductor devices such as microchips and integrated circuits. They coordinate projects, manage resources, and ensure that engineering processes meet both technical specifications and industry standards. Additionally, they play a key role in strategic planning, problem-solving, and mentoring engineers to drive innovation and efficiency within the organization.

What are the key skills and qualifications needed to thrive as a semiconductor engineering manager?

To thrive as a Semiconductor Engineering Manager, you need a solid background in electrical engineering or physics, experience with semiconductor process development, and a relevant engineering degree. Familiarity with EDA tools, semiconductor fabrication equipment, and project management software is typically required, along with certifications like PMP being advantageous. Strong leadership, communication, and problem-solving skills are essential for managing cross-functional teams and driving innovation. These competencies ensure successful project delivery, team cohesion, and technological advancement in a highly competitive industry.

What are some common challenges faced by semiconductor engineering managers when leading cross-functional teams?

Semiconductor Engineering Managers often navigate complex projects that require close coordination between design, manufacturing, and quality assurance teams. One common challenge is aligning priorities across these diverse groups to ensure project milestones are met on time and within budget. Managers must also anticipate and resolve technical issues quickly, while fostering effective communication among team members with varying expertise. Building strong relationships and implementing structured project management practices are key to overcoming these obstacles and driving successful product development.

What is the difference between Semiconductor Engineering Manager vs Semiconductor Process Engineer?

AspectSemiconductor Engineering ManagerSemiconductor Process Engineer
CredentialsBachelor's/Master's in Electrical Engineering, Materials Science, or related; often with management experienceBachelor's/Master's in Chemical, Electrical, or Materials Engineering; specialized in process development
Work EnvironmentOversees teams in R&D, manufacturing, or design departments within semiconductor companiesFocuses on developing, optimizing, and troubleshooting manufacturing processes in cleanroom settings
Employer & Industry UsageCommonly employed in semiconductor fabrication plants, design firms, and R&D labsPrimarily found in manufacturing facilities and process development divisions

The Semiconductor Engineering Manager oversees engineering teams and manages projects, while the Semiconductor Process Engineer specializes in developing and refining manufacturing processes. Both roles require technical expertise, but the manager has broader responsibilities including team leadership and strategic planning.

Is a semiconductor engineering manager a stressful job?

A semiconductor engineering manager often faces stress related to project deadlines, technical challenges, and team management. The role requires balancing innovation, quality, and production schedules, which can contribute to a high-pressure environment, especially during product launches or troubleshooting complex issues.

What job categories do people searching Semiconductor Engineering Manager jobs in Texas look for?

The top searched job categories for Semiconductor Engineering Manager jobs in Texas are:

What cities in Texas are hiring for Semiconductor Engineering Manager jobs?

Cities in Texas with the most Semiconductor Engineering Manager job openings:

Infographic showing various Semiconductor Engineering Manager job openings in Texas as of August 2026, with employment types broken down into 85% Full Time, 13% Part Time, and 2% Contract. Highlights an 88% Physical, 2% Hybrid, and 10% Remote job distribution, with an average salary of $136,830 per year, or $65.8 per hour.

Director, Engineering IT Operations

Cirrus Logic

Austin, TX โ€ข On-site

Full-time

Re-posted 16 days ago


Job description

For over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal processing. Our rockstar team thrives on solving complex challenges with innovative end-user solutions for the world's top consumer brands. Cirrus Logic is also known for its award-winning culture, which was built on a foundation of inclusion and fairness, meaningful community engagement, and delivering enjoyable employee experiences at every turn. But we couldn't do it without our extraordinary workforce - and that's where you come in. Join our team and help us continue to make Cirrus Logic an exceptional place to grow your career!
Cirrus Logic is seeking a Director, Engineering IT Operations to lead the strategy, scalability, reliability, and day-to-day operations of the infrastructure that supports more than 1,000 semiconductor design engineers across global sites.
In this role, your will oversee the platforms and services that are essential to chip development, including high-performance compute environments, EDA tool infrastructure, job scheduling systems, revision control platforms, enterprise storage, automation, and engineering productivity tooling. The ideal candidate combines deep technical expertise with strong organizational leadership and a proven ability to deliver highly available, secure, and scalable infrastructure for mission-critical engineering workflows.
What You'll Do
  • Define and lead the infrastructure strategy supporting semiconductor design and engineering operations across global locations
  • Ensure the availability, performance, scalability, and security of platforms used for chip development workflows
  • Lead teams responsible for Linux infrastructure, compute farms, enterprise storage, revision control, automation, and observability
  • Drive operational excellence across 24x7 production environments, including incident response, root cause analysis, change management, and disaster recovery planning
  • Partner with silicon engineering, CAD/EDA teams, IT, security, program management, and executive leadership to align infrastructure priorities with business and product development goals
  • Improve engineering productivity by advancing automation, self-service capabilities, and platform reliability
  • Develop capacity plans and long-range infrastructure roadmaps to support continued growth in compute, storage, and engineering demand
  • Establish and maintain service-level expectations, performance metrics, and continuous improvement practices across engineering IT operations

Who You Are
Linux Infrastructure
  • Extensive experience architecting, deploying, and supporting Linux platforms used for complex engineering applications
  • 10+ years of experience administering large-scale Linux environments
  • Strong expertise with RHEL, CentOS, or other Linux variants
  • Deep knowledge of:
    • NFS
    • LDAP and Active Directory integration
    • DNS and DHCP
    • SSH, PAM, and security hardening
    • Filesystem permissions, ACLs, groups, and identity management
  • Deep expertise in enterprise storage infrastructure, including:
    • NAS and SAN topologies
    • Management of tens or hundreds of petabytes of storage
    • Data backup, disaster recovery, and business continuity strategies for large volumes of engineering data
  • Experience supporting:
    • 5,000+ servers or equivalent compute scale
    • Multi-site or global engineering environments
    • High-availability infrastructure
HPC and Compute Farm Administration
  • Extensive experience operating and scaling distributed compute environments that support semiconductor design workloads
  • Strong working knowledge of IBM Spectrum LSF, including:
    • Job scheduling and prioritization
    • Queue architecture
    • Resource allocation policies
    • Fair-share scheduling
    • Compute farm optimization
    • Regression infrastructure
    • EDA workload tuning
    • Distributed job execution
    • License-aware scheduling
  • Experience with:
    • Millions of jobs per day preferred
    • CPU and memory optimization
    • Farm utilization analytics
    • Capacity forecasting
Semiconductor and EDA Environment Knowledge
  • Strong understanding of semiconductor engineering workflows and their infrastructure dependencies
  • Familiarity with:
    • RTL-to-GDSII flows
    • Verification regressions
    • Simulation farms
    • Synthesis and place-and-route infrastructure
    • EDA license management
    • Cadence, Synopsys, and Mentor environments
    • Tapeout-critical infrastructure reliability
  • Clear understanding of:
    • The impact of downtime on tapeout schedules
    • The importance of deterministic engineering environments
    • Reproducibility requirements
    • Common performance bottlenecks in EDA workflows
Revision Control and Data Management
  • Deep operational knowledge of Perforce administration at enterprise scale, including:
    • Perforce database management and optimization
    • Backup and recovery strategies
    • Replication and edge servers
    • Large binary repository performance
    • Access controls and permissions
  • Additional experience preferred with:
    • Git, GitLab, Gerrit, and GitHub
    • CI/CD for hardware development flows
    • Artifact management systems
    • Application and AI tooling strategy and direction
Automation and Infrastructure Engineering
  • Strong background in infrastructure automation, platform engineering, and observability
  • Experience with technologies such as:
    • Puppet
    • Python
    • Shell scripting
    • Ansible
    • Terraform
    • Kubernetes preferred
  • Experience with monitoring and observability platforms such as:
    • Prometheus
    • Grafana
    • Splunk
    • ELK
  • Strong understanding of:
    • Infrastructure as Code
    • Automated provisioning
    • Configuration management
    • Self-service engineering platforms

Leadership Qualifications
Organizational Leadership
  • 12+ years of experience leading infrastructure or platform engineering teams
  • Experience managing senior technical teams, including:
    • Senior Linux administrators
    • HPC engineers
    • Storage engineers
    • DevOps or platform teams
  • Proven ability to build and scale organizations that support 1,000+ engineers in demanding technical environments
Operational Excellence
  • Demonstrated success leading:
    • 24x7 production operations
    • Incident management and escalation processes
    • Root cause analysis and corrective action planning
    • Change management programs
    • SLA and SLO ownership
    • Disaster recovery planning
    • Security and compliance initiatives
Cross-Functional Collaboration
  • Strong ability to work effectively across:
    • Silicon engineering
    • CAD and EDA teams
    • IT and security
    • Program management
    • Executive leadership
  • Proven ability to translate:
    • Engineering pain points into infrastructure strategy
    • Business priorities into operational execution
  • A leadership style that balances strategic vision with operational rigor
  • Strong communication skills and the ability to influence across technical and executive audiences
  • A hands-on mindset with the judgment to prioritize reliability, scale, and engineer productivity in a fast-paced semiconductor environment

#LI-Hybrid #LI-KD1
Applicants must be authorized to work for ANY employer in the U.S. We are unable to sponsor or take over sponsorship of an employment visa at this time.
Export control restrictions based upon applicable laws and regulations would prohibit candidates who are nationals of certain embargoed countries from working in this position without Cirrus Logic first obtaining an export license. Candidates for this role must be able to access technical data without a requirement for an export license. We are unable to sponsor or obtain export licenses for this role.
Cirrus Logic strives to select the best qualified applicant for any opening. Different approaches, ideas and points of view are both valued and respected. Employment decisions are made on the basis of job-related criteria without regard to race, color, religion, sex, national origin, age, protected veteran or disabled status, genetic information, or any other classification protected by applicable law.