ZipRecruiter

Log In

2

Remote Rtl Design Jobs in Phoenix, AZ (NOW HIRING)

All JobsRemote Rtl Design JobsRemote Rtl Design Jobs in Phoenix, AZ

Remote Rtl Design information

See Phoenix, AZ salary details

$79.9K

$138.4K

$181.2K

How much do remote rtl design jobs pay per year?

As of Jun 17, 2026, the average yearly pay for remote rtl design in Phoenix, AZ is $138,380.00, according to ZipRecruiter salary data. Most workers in this role earn between $135,000.00 and $135,000.00 per year, depending on experience, location, and employer.

What is the difference between Remote Rtl Design vs Remote Digital IC Design?

AspectRemote Rtl DesignRemote Digital IC Design
Required CredentialsBachelor's in Electrical Engineering or related; knowledge of HDL (VHDL/Verilog)Bachelor's in Electrical Engineering or related; knowledge of HDL and circuit design
Work EnvironmentDesigning RTL code, simulation, verification, often in a collaborative team settingDesigning digital integrated circuits, layout, verification, often in a team
Industry UsageSemiconductor, electronics companies, chip design firmsSemiconductor, electronics, and integrated circuit manufacturing

Remote Rtl Design focuses on creating and verifying RTL code for digital circuits, while Remote Digital IC Design involves designing entire integrated circuits. Both roles require similar technical skills and often overlap in the semiconductor industry, but they differ in scope and specific tasks.

What are the key skills and qualifications needed to thrive as a Remote RTL Design Engineer, and why are they important?

To thrive as a Remote RTL Design Engineer, you need a solid background in digital logic design, Verilog or VHDL programming, and a relevant engineering degree. Familiarity with industry-standard EDA tools such as Synopsys, Cadence, or Mentor Graphics, and knowledge of simulation, synthesis, and timing analysis are typically required. Strong problem-solving, attention to detail, and effective remote communication skills are essential for collaborating with distributed teams. These competencies ensure the creation of reliable, high-performance hardware designs and efficient teamwork in a remote environment.

What are Remote RTL Design jobs?

Remote RTL (Register Transfer Level) Design jobs involve creating and verifying digital circuit designs using hardware description languages like Verilog or VHDL, while working from a remote location. RTL designers translate system requirements into functional hardware blocks, simulate their operation, and ensure they meet performance and power specifications. These roles are common in semiconductor and electronics companies, enabling professionals to collaborate with global teams without being onsite. Remote RTL designers typically use cloud-based tools and platforms to access design environments and communicate with colleagues. Strong knowledge of digital logic, hardware design languages, and industry-standard EDA tools is essential for these positions.

What are some common challenges faced by remote RTL Design engineers, and how can they be addressed?

Remote RTL Design engineers often encounter challenges such as effective communication with cross-functional teams, managing version control for hardware description files, and ensuring timely feedback on design iterations. To address these, many teams utilize collaborative tools like version control systems (e.g., Git), regular video meetings, and shared project management platforms. Establishing clear documentation and proactive communication habits can further minimize misunderstandings and keep projects on track, fostering a productive remote work environment.
What are the most commonly searched types of Rtl Design jobs in Phoenix, AZ? The most popular types of Rtl Design jobs in Phoenix, AZ are:
What are popular job titles related to Remote Rtl Design jobs in Phoenix, AZ? For Remote Rtl Design jobs in Phoenix, AZ, the most frequently searched job titles are:
What job categories do people searching Remote Rtl Design jobs in Phoenix, AZ look for? The top searched job categories for Remote Rtl Design jobs in Phoenix, AZ are:
Remote Rtl Design jobs near you
Infographic showing various Remote Rtl Design job openings in Phoenix, AZ as of June 2026, with employment types broken down into 69% Full Time, 8% Part Time, and 23% Contract. Highlights an 100% Remote job distribution, with an average salary of $138,380 per year, or $66.5 per hour.

Principal Digital Design Engineer

PowerLattice

Chandler, AZ • On-site, Remote

$200K - $250K/yr

Full-time

Medical, Dental, Vision, Retirement

Posted 17 days ago

Job description

Hybrid requiring 3 days a week onsite in the office
Reports To: Head of Engineering
About Us
PowerLattice is a well-funded semiconductor start-up company backed by well-known large Silicon Valley VCs. The company is working on the industry's groundbreaking chiplet solution for a fundamental shift in how high-performance chips get powered, paving the way for the next generation of AI and advanced computing.
About the Role
We are seeking a highly skilled and hands-on Principal Digital Design Engineer to drive the microarchitecture, design, and implementation of complex digital systems and SoC components. This role combines deep technical contribution with team leadership, requiring active involvement from microarchitecture definition through RTL development and into back-end implementation and silicon bring-up.
Key Responsibilities
  • Architecture & Hands-On Design
  • Define microarchitecture for complex digital blocks and subsystems
  • Actively contribute to RTL development for key components
  • Drive design tradeoffs across performance, power, area (PPA), and testability
  • RTL Development & Integration
  • Write, review, and integrate high-quality RTL
  • Lead block- and chip-level integration, resolving interface and system issues
  • Ensure designs are clean for lint, CDC/RDC, and synthesis
  • Back-End & Implementation Ownership
  • Ensure RTL is optimized for synthesis, timing, and physical design
  • Work on scan insertion, test architecture, and coverage closure
  • Perform, review and debug logic equivalence checking (LEC) results between RTL and netlists
  • Define and validate timing constraints (SDC) and complete timing closure
  • Drive and implement timing and functional ECOs as needed
  • Design Quality & Signoff
  • Drive signoff readiness including lint, CDC/RDC, synthesis, LEC, and timing checks
  • Ensure designs meet functional, timing, power, and test requirements
  • Support silicon bring-up, debug, and root-cause analysis
  • Cross-Functional Collaboration
  • Work closely with verification, physical design, DFT, and firmware teams
  • Align design decisions with verification plans and implementation
    Constraints
  • Act as the technical bridge between front-end and back-end teams

Qualifications
This is a Hybrid role requiring 3 days a week onsite at our HQ's in Vancouver, WA (Greater Portland Area) or Chandler, AZ. While we are primarily seeking candidates in HQ-Vancouer and Chandler, remote flexibility may be considered for exceptional candidates in Silicon Valley, CA.
  • Bachelor's or master's degree in electrical engineering, Computer Engineering, or related field
  • 10+ years of experience in digital design with significant hands-on RTL development
  • Proven track record of delivering complex SoC or subsystem designs to tapeout
  • Strong expertise in:
    • RTL design and microarchitecture
    • SoC integration and standard interfaces
  • Hands-on experience with back-end flows, including:
    • Scan insertion and DFT (scan, MBIST, test coverage)
    • Logic equivalence checking (LEC)
    • Static timing analysis (STA) and timing closure
    • Timing constraint development and debug (SDC)
  • Solid understanding of:
    • Clocking, resets, CDC/RDC, and low-power design
    • Synthesis and physical design implications
  • Experience with industry-standard EDA tools (Synopsys, Cadence)
  • Experience with low-power methodologies (UPF/CPF)
  • Strong debugging and problem-solving skills

Preferred Qualifications
  • Familiarity with advanced technology nodes and implementation challenges
  • Experience with formal verification techniques
  • Experience with silicon bring-up and post-silicon debug

Compensation & Benefits
Anticipated annual base salary for Member of Technical Staff: $200,000 - $250,000
  • Stock option grant
  • Comprehensive benefits package including health, dental, vision, and 401(k)

Apply