ZipRecruiter

Log In

1

Principal Asic Design Engineer Jobs in Utah (NOW HIRING)

Raytheon

Senior FPGA Design Engineer

Provo, UT

$116K - $160K/yr

As a Senior FPGA Design Engineer you will develop FPGA designs for all major vendors and device ... FPGA/ASIC design, including VHDL and/or Verilog coding or FPGA/ASIC verification using ...

next page

Showing results 1-20

All JobsPrincipal Asic Design Engineer JobsPrincipal Asic Design Engineer Jobs in Utah

Principal Asic Design Engineer information

What is the difference between Principal Asic Design Engineer vs Senior Asic Design Engineer?

AspectPrincipal Asic Design EngineerSenior Asic Design Engineer
QualificationsBachelor's or Master's in Electrical Engineering or Computer Engineering; extensive ASIC design experienceBachelor's or Master's in Electrical Engineering or Computer Engineering; significant ASIC design experience
Work EnvironmentLeads design projects, mentors teams, collaborates with cross-functional teamsPerforms complex ASIC design tasks, supports project development, collaborates with engineers
ResponsibilitiesArchitects ASIC solutions, oversees design quality, guides junior engineersDesigns ASIC components, reviews work, implements design improvements

The main difference is that the Principal Asic Design Engineer typically leads projects and mentors teams, while the Senior Asic Design Engineer focuses on executing complex design tasks. Both roles require strong ASIC design skills and relevant experience, but the principal level involves more leadership and strategic responsibilities.

What are popular job titles related to Principal Asic Design Engineer jobs in Utah? For Principal Asic Design Engineer jobs in Utah, the most frequently searched job titles are:
What job categories do people searching Principal Asic Design Engineer jobs in Utah look for? The top searched job categories for Principal Asic Design Engineer jobs in Utah are:
What cities in Utah are hiring for Principal Asic Design Engineer jobs? Cities in Utah with the most Principal Asic Design Engineer job openings:
Principal Asic Design Engineer jobs near you

Direct-Hire -- Principal Digital ASIC Design Engineer -- Clearfield, UT (Onsite)

TWC Global Services LLC

Clearfield, UT • On-site

$126K/yr

Full-time

Re-posted 15 days ago

Job description

Job Title: Principal Digital ASIC Design Engineer

Location: Clearfield, UT (Onsite)

Job Type: Direct-Hire Position

Industry(ies) - Aerospace / Defense

Primary Skills - Digital ASIC design

Secondary Skills - Digital IC design

Occupational Categories - Engineering/ Manufacturing/ Production/ Operations

Job Description:

We are seeking talented and motivated individuals to tackle challenging engineering problems in advanced digital IC design. 

  • As a Principal Digital ASIC Designer, you will be responsible for designing high-performance digital ASICs in advanced technologies.
  • You will be responsible for implementing designs from RTL through synthesis.
  • You will work in multi-disciplinary teams with opportunities to learn, grow and contribute to a variety of projects in different application areas.

Duties/Responsibilities:

  • Drive solutions to complex problems with limited direction contribute to requirements development, propose ways forward, and adapt appropriately to changes in requirements.
  • Independently performs complex ASIC architectures and designs.
  • Provide insight and suggest design modifications based on simulation results.
  • Identify program/system-level technical risks and develop and execute mitigation strategies.
  • Manage a task with multiple engineers and effectively communicate status to project leadership and customers.
  • Mentor less experienced engineers and provide thoughtful, constructive feedback.
  • Perform other duties as assigned.

Skills/Abilities:

  • Proficiency in ASIC design, microprocessor programming or embedded computing.
  • Understanding of ASIC design and general computer architecture.
  • Ability to write detailed design specifications.
  • Computer programming and coding abilities.
  • Excellent verbal and written communication skills.
  • Excellent mathematical skills.
  • Excellent organizational skills and attention to detail.
  • Excellent time management skills with the proven ability to meet deadlines.
  • Strong analytical and problem-solving skills.
  • Ability to prioritize tasks.
  • Thorough understanding of engineering theories and procedures.

Education:

  • Requires bachelor's degree in engineering, or related field. Master’s degree preferred.

Experience:

  • Requires 7-10 years of experience with a bachelor's degree.

Additional Job Description:

  • Applicants should possess solid skills in front-end digital systems design with experience in design flows from Cadence or Synopsys.
  • Be fluent in System Verilog, Verilog or VHDL and familiar with LINT, simulation and synthesis.
  • Familiarity with architectures for secure systems design, e.g., cryptographic encoders / decoders or tagged processor architectures is a plus.
  • Demonstrated experience with successful tape-outs at advanced nodes is desired. Experience leading and managing design teams is also a plus.
  • Applicants selected for this position will be required to obtain and maintain a U.S. Security Clearance.