ZipRecruiter

Log In

1

Asic Design Verification Engineer Internship Jobs in Utah

Raytheon

Senior FPGA Design Engineer

Provo, UT

$116K - $160K/yr

As a Senior FPGA Design Engineer you will develop FPGA designs for all major vendors and device ... FPGA/ASIC design, including VHDL and/or Verilog coding or FPGA/ASIC verification using ...

Infotech Sourcing

Design Engineer V

Logan, UT · On-site

... verification using Meta's Design Traveler document. Create and modify engineering tool project ... templates, meta-data, configuration data, and rules. Technical Expertise & Problem Solving: Apply a ...

Infotech Sourcing

Design Engineer V

Logan, UT · On-site +1

... verification using Meta's Design Traveler document. Create and modify engineering tool project ... templates, meta-data, configuration data, and rules. Technical Expertise & Problem Solving: Apply a ...

SpaceX

$100K/yr

BASIC QUALIFICATIONS: * 6+ months of applied engineering experience (internship, laboratory, and ... We design, build, test, and operate all parts of the system - thousands of satellites, consumer ...

SpaceX

$100K/yr

BASIC QUALIFICATIONS: * 6+ months of applied engineering experience (internship, laboratory, and ... We design, build, test, and operate all parts of the system - thousands of satellites, consumer ...

SpaceX

$100K/yr

BASIC QUALIFICATIONS: * 6+ months of applied engineering experience (internship, laboratory, and ... We design, build, test, and operate all parts of the system - thousands of satellites, consumer ...

SpaceX

$100K/yr

BASIC QUALIFICATIONS: * 6+ months of applied engineering experience (internship, laboratory, and ... We design, build, test, and operate all parts of the system - thousands of satellites, consumer ...

next page

Showing results 1-20

All JobsAsic Design Verification Engineer JobsAsic Design Verification Engineer Internship JobsAsic Design Verification Engineer Internship Jobs in Utah

Asic Design Verification Engineer Internship information

What does an ASIC Design Verification Engineer Intern do?

An ASIC Design Verification Engineer Intern assists with testing and validating the functionality of Application-Specific Integrated Circuits (ASICs) during the hardware development process. Their responsibilities typically include writing test benches, developing verification environments, running simulations, and identifying bugs or design flaws before fabrication. Interns often use hardware description languages like Verilog or VHDL and verification methodologies such as UVM. This role is essential to ensure that the final ASIC design meets the required specifications and functions correctly.

What are the key skills and qualifications needed to thrive as an ASIC Design Verification Engineer Intern, and why are they important?

To thrive as an ASIC Design Verification Engineer Intern, you typically need a solid background in digital logic design, hardware description languages (HDLs) like Verilog or VHDL, and coursework in computer engineering or electrical engineering. Familiarity with simulation tools (such as ModelSim or Synopsys VCS), scripting languages like Python or Perl, and version control systems is highly valued. Strong analytical thinking, problem-solving abilities, and effective teamwork skills set exceptional candidates apart. These competencies are crucial for ensuring the functionality, reliability, and timely delivery of complex integrated circuits.

What are some typical challenges faced during an ASIC Design Verification Engineer Internship, and how can interns effectively address them?

Interns in ASIC design verification often encounter challenges such as understanding complex hardware specifications, learning new verification tools and methodologies, and debugging intricate design issues. To overcome these, it's important to proactively seek guidance from senior engineers, utilize available documentation and training resources, and actively participate in team meetings. Building strong communication skills and staying organized with test plans and bug tracking can also make the workflow smoother and more manageable.

What is the difference between Asic Design Verification Engineer Internship vs Asic Design Engineer?

AspectAsic Design Verification Engineer InternshipAsic Design Engineer
CredentialsTypically pursuing or recent graduate in Electrical Engineering or Computer EngineeringBachelor's or Master's degree in Electrical Engineering or related field
Work EnvironmentInternship program, often in a corporate R&D or design teamFull-time professional role in ASIC design teams
ResponsibilitiesAssisting in verification testbenches, running simulations, learning verification toolsDesigning, implementing, and testing ASIC hardware components
DurationUsually 3-6 monthsFull-time ongoing role

The Asic Design Verification Engineer Internship is an entry-level, temporary position focused on assisting verification tasks, while the Asic Design Engineer role involves full responsibility for ASIC design and development. Internships provide hands-on experience, whereas full engineers lead projects and make design decisions.

What are popular job titles related to Asic Design Verification Engineer Internship jobs in Utah? For Asic Design Verification Engineer Internship jobs in Utah, the most frequently searched job titles are:
What job categories do people searching Asic Design Verification Engineer Internship jobs in Utah look for? The top searched job categories for Asic Design Verification Engineer Internship jobs in Utah are:
What cities in Utah are hiring for Asic Design Verification Engineer Internship jobs? Cities in Utah with the most Asic Design Verification Engineer Internship job openings:
Asic Design Verification Engineer Internship jobs near you

Direct-Hire -- Principal Digital ASIC Design Engineer -- Clearfield, UT (Onsite)

TWC Global Services LLC

Clearfield, UT • On-site

$126K/yr

Full-time

Re-posted 8 days ago

Job description

Job Title: Principal Digital ASIC Design Engineer

Location: Clearfield, UT (Onsite)

Job Type: Direct-Hire Position

Industry(ies) - Aerospace / Defense

Primary Skills - Digital ASIC design

Secondary Skills - Digital IC design

Occupational Categories - Engineering/ Manufacturing/ Production/ Operations

Job Description:

We are seeking talented and motivated individuals to tackle challenging engineering problems in advanced digital IC design. 

  • As a Principal Digital ASIC Designer, you will be responsible for designing high-performance digital ASICs in advanced technologies.
  • You will be responsible for implementing designs from RTL through synthesis.
  • You will work in multi-disciplinary teams with opportunities to learn, grow and contribute to a variety of projects in different application areas.

Duties/Responsibilities:

  • Drive solutions to complex problems with limited direction contribute to requirements development, propose ways forward, and adapt appropriately to changes in requirements.
  • Independently performs complex ASIC architectures and designs.
  • Provide insight and suggest design modifications based on simulation results.
  • Identify program/system-level technical risks and develop and execute mitigation strategies.
  • Manage a task with multiple engineers and effectively communicate status to project leadership and customers.
  • Mentor less experienced engineers and provide thoughtful, constructive feedback.
  • Perform other duties as assigned.

Skills/Abilities:

  • Proficiency in ASIC design, microprocessor programming or embedded computing.
  • Understanding of ASIC design and general computer architecture.
  • Ability to write detailed design specifications.
  • Computer programming and coding abilities.
  • Excellent verbal and written communication skills.
  • Excellent mathematical skills.
  • Excellent organizational skills and attention to detail.
  • Excellent time management skills with the proven ability to meet deadlines.
  • Strong analytical and problem-solving skills.
  • Ability to prioritize tasks.
  • Thorough understanding of engineering theories and procedures.

Education:

  • Requires bachelor's degree in engineering, or related field. Master’s degree preferred.

Experience:

  • Requires 7-10 years of experience with a bachelor's degree.

Additional Job Description:

  • Applicants should possess solid skills in front-end digital systems design with experience in design flows from Cadence or Synopsys.
  • Be fluent in System Verilog, Verilog or VHDL and familiar with LINT, simulation and synthesis.
  • Familiarity with architectures for secure systems design, e.g., cryptographic encoders / decoders or tagged processor architectures is a plus.
  • Demonstrated experience with successful tape-outs at advanced nodes is desired. Experience leading and managing design teams is also a plus.
  • Applicants selected for this position will be required to obtain and maintain a U.S. Security Clearance.