ZipRecruiter

Log In

1

Post Silicon Characterization Engineer Jobs (NOW HIRING)

SpaceX

Sr. ASIC DFT Engineer (Silicon)

Austin, TX · On-site

... post-silicon bringup and also help with ATE debug through all cycles of silicon characterization ... Bachelor's degree in electrical engineering, computer engineering, or physics * 5+ years of ...

SpaceX

Sr. ASIC DFT Engineer (Silicon)

Sunnyvale, CA · On-site

$155K - $185K/yr

... post-silicon bringup and also help with ATE debug through all cycles of silicon characterization ... Bachelor's degree in electrical engineering, computer engineering, or physics * 5+ years of ...

SpaceX

Sr. ASIC DFT Engineer (Silicon)

Irvine, CA · On-site

$145K - $175K/yr

... post-silicon bringup and also help with ATE debug through all cycles of silicon characterization ... Bachelor's degree in electrical engineering, computer engineering, or physics * 5+ years of ...

SpaceX

Sr. ASIC DFT Engineer (Silicon)

Irvine, CA · On-site

$145K - $175K/yr

SR. ASIC DFT ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building ... post-silicon bringup and also help with ATE debug through all cycles of silicon characterization

SpaceX

Sr. ASIC DFT Engineer (Silicon)

Irvine, CA

$145K - $175K/yr

... post-silicon bringup and also help with ATE debug through all cycles of silicon characterization ... Bachelor's degree in electrical engineering, computer engineering, or physics * 5+ years of ...

SpaceX

Sr. ASIC DFT Engineer (Silicon)

Austin, TX

... post-silicon bringup and also help with ATE debug through all cycles of silicon characterization ... Bachelor's degree in electrical engineering, computer engineering, or physics * 5+ years of ...

next page

Showing results 1-20

People also search for

All JobsPost Silicon Characterization Engineer Jobs

Post Silicon Characterization Engineer information

See salary details

$24K

$108K

$172K

How much do post silicon characterization engineer jobs pay per year?

As of Jun 7, 2026, the average yearly pay for post silicon characterization engineer in the United States is $107,956.00, according to ZipRecruiter salary data. Most workers in this role earn between $83,500.00 and $133,500.00 per year, depending on experience, location, and employer.

What are typical challenges faced by a Post Silicon Characterization Engineer when validating new hardware designs?

Post Silicon Characterization Engineers often encounter challenges such as debugging unexpected hardware behavior, managing incomplete or evolving specifications, and working with limited documentation for new silicon. They must collaborate closely with design, test, and software teams to identify root causes of issues and develop effective test plans. The fast-paced environment and need for rapid problem-solving can be demanding, but it also offers opportunities to work on cutting-edge technology and directly influence product quality.

What are the key skills and qualifications needed to thrive as a Post Silicon Characterization Engineer, and why are they important?

To thrive as a Post Silicon Characterization Engineer, you need a strong background in electrical engineering, experience with silicon validation, and proficiency in data analysis, typically supported by a relevant degree. Familiarity with lab measurement equipment, scripting languages (like Python or Perl), and tools such as oscilloscopes and logic analyzers is essential. Excellent problem-solving skills, attention to detail, and effective communication help you collaborate with cross-functional teams and address complex silicon issues. These competencies are crucial for ensuring that silicon products meet performance specifications and for identifying and resolving issues prior to mass production.

What is a Post Silicon Characterization Engineer?

A Post Silicon Characterization Engineer is a professional who tests and analyzes semiconductor chips after they have been manufactured (post-silicon) to ensure they meet design specifications and performance targets. They develop test plans, run experiments on actual silicon, and work closely with design, validation, and manufacturing teams to identify and resolve issues. Their work is crucial for optimizing chip performance, ensuring reliability, and enabling successful product launches. This role often involves using specialized test equipment, data analysis tools, and deep knowledge of both hardware and software.
Infographic showing various Post Silicon Characterization Engineer job openings in the United States as of May 2026, with employment types broken down into 1% As Needed, 91% Full Time, 1% Part Time, and 7% Contract. Highlights an 93% Physical, 3% Hybrid, and 4% Remote job distribution, with an average salary of $107,956 per year, or $51.9 per hour.

Silicon Power & Characterization Lead

Tenstorrent

Austin, TX • On-site

$100K - $500K/yr

Full-time

Posted 3 days ago

Job description

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.
Tenstorrent is seeking a highly skilled and experienced Engineer to lead post-silicon power characterization and correlation activities for cutting-edge semiconductor products. In this role, you will be responsible for developing and executing detailed power measurement strategies on silicon, correlating results with pre-silicon models, and driving improvements across power architecture, design, and modeling methodologies. You will serve as a key technical leader, interfacing across design, architecture, validation, and systems teams to ensure silicon meets power and performance specifications under all operating conditions.
This role is hybrid, based out of Toronto, ON or Austin, TX or Santa Clara, CA.
We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.
Who you are
  • A Principal-level engineer with 8+ years in silicon power analysis and characterization, and a Master's or PhD in EE, CE, or related field.
  • Deep understanding of digital and mixed-signal power domains, including DVFS, leakage vs. dynamic power, and power gating.
  • Highly proficient in lab-based power measurement using oscilloscopes, current probes, power analyzers, and SMUs, plus Python/Perl/MATLAB for automation and analytics.
  • A strong debugger and collaborator, comfortable driving cross-functional investigations and clearly communicating technical findings.

What we need
  • Own the post-silicon power measurement strategy end-to-end across operating modes, voltages, frequencies, and workloads.
  • Build and maintain lab infrastructure, automated workflows, and data analysis pipelines for high-fidelity, repeatable power characterization.
  • Correlate silicon power data to pre-silicon models (RTL, gate-level, sign-off), drive root-cause analysis, and refine power estimation methodologies with design and modeling teams.
  • Characterize power across PVT corners and work with bring-up/validation teams to develop test content, debug power anomalies, and ensure products meet power and performance specs.

What you will learn
  • How state-of-the-art SoCs behave in real silicon across diverse workloads, system configurations, and operating conditions.
  • How to influence power architecture, RTL design, and modeling flows by feeding silicon insights directly back into early design phases.
  • Best practices for building scalable, automated post-silicon power infrastructures that support multiple products and generations.
  • Advanced correlation, margining, and variability analysis techniques that deepen your expertise in both SoC-level power and system-level behavior.

Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.
Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.
This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology. Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2). These requirements apply to persons located in the U.S. and all countries outside the U.S. As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency. If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.

Apply