ZipRecruiter

Log In

1

New Grad Asic Design Verification Engineer Jobs in Boston, MA

Broadcom

ASIC Design Verification Engineer

Andover, MA · On-site

$129K - $207K/yr

We are looking for highly skilled and efficient Constrained Random Design Verification engineers that want to verify new designs that can evolve rapidly at every generation in a very dynamic market ...

Apple Inc.

PHY Design Verification Engineer

Waltham, MA · On-site

$184.70 - $324.80/hr

... and new technologies that transform the user experience at the product level, all of which is ... Excellent knowledge and experience of ASIC verification flows including test bench development ...

New

Apple Inc.

Wireless Design Verification Engineer

Waltham, MA · On-site

$184.70 - $324.80/hr

... and new technologies that transform the user experience at the product level, all of which is ... Knowledge and experience of ASIC verification flows including test bench development, constrained ...

New

Apple

Design Verification Engineer

Waltham, MA · On-site

$146K - $179K/yr

At Apple, our new ideas have a way of becoming great products, services, and customer experiences ... Design Verification Engineers at Apple are responsible for verifying the functionality and ...

next page

Showing results 1-20

All JobsNew Grad Asic Design Verification Engineer JobsNew Grad Asic Design Verification Engineer Jobs in Boston, MA

New Grad Asic Design Verification Engineer information

See Boston, MA salary details

$114.6K

$162K

$181.4K

How much do new grad asic design verification engineer jobs pay per year?

As of Aug 8, 2026, the average yearly pay for new grad asic design verification engineer in Boston, MA is $162,036.00, according to ZipRecruiter salary data. Most workers in this role earn between $147,800.00 and $180,300.00 per year, depending on experience, location, and employer.

What does a new grad ASIC design verification engineer do?

A New Grad ASIC Design Verification Engineer is responsible for testing and validating the design of Application-Specific Integrated Circuits (ASICs) to ensure they meet functional and performance specifications. They typically create testbenches, develop verification plans, write test cases using hardware description languages like SystemVerilog, and debug issues found during simulations. This role is crucial for catching design flaws before manufacturing, working closely with design engineers and using both manual and automated verification methods. As a new graduate, you will learn industry-standard verification methodologies and tools while contributing to the success of the silicon development process.

What are the key skills and qualifications needed to thrive as a new grad ASIC design verification engineer?

To thrive as a New Grad ASIC Design Verification Engineer, you need a solid understanding of digital design principles, hardware description languages (such as Verilog or VHDL), and a relevant degree in electrical or computer engineering. Familiarity with industry-standard verification tools and environments like SystemVerilog, UVM, and simulation/debugging platforms is typically required. Strong analytical thinking, attention to detail, and effective teamwork skills help you excel in diagnosing issues and collaborating with design teams. These skills and qualities ensure robust verification processes that lead to functional, reliable ASIC products.

What is the difference between New Grad Asic Design Verification Engineer vs New Grad Digital Design Engineer?

AspectNew Grad Asic Design Verification EngineerNew Grad Digital Design Engineer
Required SkillsHardware verification, simulation, scripting, HDL knowledgeDigital circuit design, HDL coding, logic design
Work EnvironmentVerification labs, simulation tools, hardware testingDesign teams, FPGA/ASIC development, coding
Industry UsagePrimarily in semiconductor and chip companiesBroadly in electronics, semiconductor, and tech firms

While both roles require HDL knowledge and work in semiconductor environments, the New Grad Asic Design Verification Engineer focuses on verifying and testing ASIC designs, whereas the New Grad Digital Design Engineer is involved in designing digital circuits. Both roles are essential in chip development but differ in their primary responsibilities and skill emphasis.

What are some common challenges new graduates face when starting as an ASIC design verification engineer, and how can they overcome them?

New grad ASIC Design Verification Engineers often encounter challenges such as understanding complex verification environments, learning industry-standard tools and methodologies like UVM, and effectively debugging hardware designs. To overcome these, it's helpful to actively seek mentorship from experienced team members, participate in code reviews, and utilize available documentation and training resources. Collaborating closely with designers and verification leads, asking questions, and consistently practicing hands-on simulations can accelerate learning and build confidence in tackling verification tasks.
What are popular job titles related to New Grad Asic Design Verification Engineer jobs in Boston, MA? For New Grad Asic Design Verification Engineer jobs in Boston, MA, the most frequently searched job titles are:
What job categories do people searching New Grad Asic Design Verification Engineer jobs in Boston, MA look for? The top searched job categories for New Grad Asic Design Verification Engineer jobs in Boston, MA are:
What cities near Boston, MA are hiring for New Grad Asic Design Verification Engineer jobs? Cities near Boston, MA with the most New Grad Asic Design Verification Engineer job openings:
New Grad Asic Design Verification Engineer jobs near you

SoC/ASIC Design Verification Engineer

zeroRISC

Boston, MA

Full-time

Re-posted 25 days ago

Job description

zeroRISC
 
zeroRISC is redefining chip security and supply chain integrity by empowering device owners and operators in crucial sectors like silicon production, IoT, and critical infrastructure with full device ownership, control, and visibility. Led by the founders of the OpenTitan secure silicon project, zeroRISC is driving commercial adoption of high assurance software and services rooted in open silicon. Our products forge an immutable connection between hardware and software, enabling users to trust their devices no matter where they’re built or where they’re deployed.
 
Role Overview
 
As a zeroRISC SoC/ASIC Design Verification Engineer, you will develop, verify, and maintain silicon in security-sensitive settings, including root-of-trust technology. You will elevate and solidify zeroRISC's status as the leading provider of secure silicon IP by developing essential verification collateral. You will interact directly with zeroRISC customers to understand their requirements and deliver solutions benefitting both customer and zeroRISC alike. You will participate in the whole chip design process from architecture to tapeout and silicon validation. By engaging with the world's premier open-source silicon community, you will support our mission of open secure silicon everywhere. We're looking for engineers with strong design verification skills (and a long view of secure system architecture) who are also fast, flexible learners and enthusiastic about open source.
Key Responsibilities:
  • Verify ASIC/SoC functionality, performance, security, and power throughout the full chip design life cycle, from test plan definition to sign-off
  • Build high quality verification environments at the chip/top and block levels following engineering best practices
  • Write thorough verification documentation including test plans
  • Diagnose, debug, and resolve regression failures and other errors
  • Achieve coverage closure
  • Ensure design functionality while upholding stringent timelines in collaboration with architecture, design, software, system, and silicon validation teams as well as engineering program managers
What We’re Looking For:
  • Bachelor’s degree in Electrical Engineering or Computer Science, or a related technical field or equivalent experience
  • 4 years of experience with simulation-based verification methodologies and languages such as UVM and SystemVerilog or formal verification-based techniques including industry standard tools
  • Experience developing and maintaining testbenches, test cases, and verification environments for simulation-based verification or formal verification environments
Preferred Qualifications (not required):
  • Master’s or PhD in Electrical Engineering or Computer Science, or a related technical field or equivalent experience
  • Knowledge of security ASICs or accelerators (e.g. cryptography accelerators or GPUs)
  • Knowledge of computer architecture and memory subsystem architectures
  • Experience verifying low power designs
  • Experience with scripting languages such as Python
Why Join Us?
  • Your work will directly contribute to the development of cutting-edge security solutions, protecting critical systems in industrial and IoT environments
  • As a seed-stage startup, this role offers significant opportunities for learning and career growth
  • Join a close-knit, innovative team where you can learn, grow, and contribute to building something meaningful in the security space

We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses and identifying potential inconsistencies or verification signals in application materials based on available information. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.