ZipRecruiter

Log In

1

Low Latency Fpga Jobs (NOW HIRING)

G-20 Group

Low Latency MM Engineer

New York, NY · On-site

Collaborate with hardware engineers, or develop FPGA logic directly depending on background, to ... Experience with low-latency networking and associated protocols (TCP/UDP internals, multicast ...

G-20 Group

Low Latency MM Engineer

New York, NY · On-site

Collaborate with hardware engineers, or develop FPGA logic directly depending on background, to ... Experience with low-latency networking and associated protocols (TCP/UDP internals, multicast ...

Da Vinci

Low Latency Engineer

Miami, FL · On-site

$133K/yr

About the Role As a Low Latency Engineer at Da Vinci, you'll work closely with highly skilled ... FPGA collaboration is a plus. * Solid experience with fast-packet processing in user space and ...

G-20 Group

Low Latency MM Engineer

New York, NY · On-site

Collaborate with hardware engineers, or develop FPGA logic directly depending on background, to ... Experience with low-latency networking and associated protocols (TCP/UDP internals, multicast ...

Da Vinci

Low Latency Engineer

Miami, FL

$133K/yr

About the Role As a Low Latency Engineer at Da Vinci, you'll work closely with highly skilled ... FPGA collaboration is a plus. * Solid experience with fast-packet processing in user space and ...

Morgan-Stanley

NY · On-site

$155 - $200/hr

... FPGA IntegrationWork with FPGA-based network acceleration platforms used for ultra-low latency trading systemsIntegrate FPGA, NIC offloads, and hardware optimizations into network architectureEnsure ...

next page

Showing results 1-20

All JobsTechnology JobsLow Latency Fpga Jobs

Low Latency Fpga information

See salary details

$85K

$147.3K

$198.5K

How much do low latency fpga jobs pay per year?

As of Aug 23, 2026, the average yearly pay for low latency fpga in the United States is $147,315.00, according to ZipRecruiter salary data. Most workers in this role earn between $130,000.00 and $167,000.00 per year, depending on experience, location, and employer.

What is a low latency FPGA engineer?

Low Latency FPGA engineers are specialists who design, implement, and optimize Field-Programmable Gate Array (FPGA) hardware for applications where minimizing delay is critical, such as high-frequency trading, telecommunications, or real-time data processing. Their work involves creating custom logic circuits that can process data at extremely high speeds, often bypassing traditional software bottlenecks. They collaborate with software and hardware teams to integrate FPGA solutions into larger systems, ensuring optimal performance and reliability in latency-sensitive environments.

What are the key skills and qualifications needed to thrive as a low latency FPGA engineer?

To thrive as a Low Latency FPGA Engineer, you need a strong background in digital design, hardware description languages (such as VHDL or Verilog), and a relevant degree in electrical engineering or computer science. Familiarity with FPGA development tools (like Xilinx Vivado or Intel Quartus), simulation environments, and low-latency networking protocols is essential. Strong problem-solving skills, attention to detail, and effective teamwork help you excel in optimizing system performance under tight deadlines. These skills are crucial for designing ultra-fast, reliable hardware solutions that meet the demands of high-frequency trading or real-time data processing environments.

What are some common challenges faced by low latency FPGA engineers, and how can they be addressed?

Low Latency FPGA engineers often encounter challenges such as optimizing logic designs to minimize processing delays, ensuring reliable operation under high-frequency trading requirements, and integrating with complex software systems. Addressing these challenges requires a strong understanding of hardware description languages, deep knowledge of timing closure, and effective collaboration with software and network engineering teams. Continuous learning, rigorous testing, and leveraging industry best practices can help engineers stay ahead in this fast-paced, detail-oriented environment.

What is the difference between Low Latency Fpga vs Digital Signal Processor (DSP)?

AspectLow Latency FpgaDigital Signal Processor (DSP)
Primary UseReal-time, high-speed data processing with customizable hardwareSignal processing algorithms, audio/video processing
Work EnvironmentHardware design, FPGA programming, embedded systemsSoftware-focused, algorithm implementation
CredentialsElectrical engineering, FPGA design certificationsElectrical engineering, digital signal processing certifications
Industry UsageFinance, telecommunications, high-frequency tradingAudio/video, communications, radar systems

Low Latency Fpga and Digital Signal Processors (DSPs) are both used for high-speed data processing. FPGAs offer customizable hardware for ultra-low latency applications, while DSPs excel in executing complex algorithms efficiently. The choice depends on specific project needs, with FPGAs favored for hardware customization and DSPs for algorithm-heavy tasks.

More about Low Latency Fpga jobs

What cities are hiring for Low Latency Fpga jobs?

Cities with the most Low Latency Fpga job openings:

What states have the most Low Latency Fpga jobs?

States with the most job openings for Low Latency Fpga jobs include:

What job categories do people searching Low Latency Fpga jobs look for?

The top searched job categories for Low Latency Fpga jobs are:

Low Latency Fpga jobs near you
Infographic showing various Low Latency Fpga job openings in the United States as of August 2026, with employment types broken down into 1% As Needed, 74% Full Time, 20% Part Time, 4% Contract, and 1% Nights. Highlights an 95% Physical, 2% Hybrid, and 3% Remote job distribution, with an average salary of $147,315 per year, or $70.8 per hour.

Director of eSoftware Engineering - FPGA / Equities Low Latency Trading

J.P. Morgan

Jersey City, NJ • On-site

$135K - $174K/yr

Full-time

Medical, Retirement

This job post has expired 2 days ago. Applications are no longer accepted.

Job description

hackajob is collaborating with J.P. Morgan to connect them with exceptional professionals for this role.

JOB DESCRIPTION

If you are a software engineering leader ready to take the reins and drive impact, we've got an opportunity just for you.

As a Director of eSoftware Engineering at JPMorgan Chase within the Equities Electronic Trading team, you will set technical direction and personally contribute to the design and delivery of ultra-low latency market infrastructure used in equities electronic trading. You will build ultra-low latency pipelines spanning market data ingest, processing, and distribution as well as trading and execution workflows, with rigorous verification and production-grade operational controls. This role requires deep networking expertise (including TCP/IP), experience with Layer 1 switching and low-latency connectivity (including microwave), and the ability to take large programs from requirements through delivery, coordinating with internal compute and networking service organizations and managing outside vendors. This is a technical leadership role; will guide the team through architecture, design reviews, and execution. A core priority of this role is to advance the team's adoption of AI-assisted and spec-driven FPGA development and verification workflows, including executable specifications, automated review, and traceability from spec to silicon, with examples such as AI-assisted RTL and testbench generation to improve quality, throughput, and time-to-market.

Job responsibilities

  • Architect, implement, and optimize ultra-low latency FPGA-based pipelines for market data ingest, processing, and distribution as well as trading workflows, with a focus on determinism, measurement discipline, and production readiness.
  • Design and deliver high-performance network subsystems on FPGA, including deep TCP/IP expertise and complementary protocol support (UDP, IP, multicast, ARP), time synchronization (PTP), and loss/latency instrumentation suitable for production operations.
  • Engineer and integrate Layer 1 switching and ultra-low latency signal distribution capabilities, including deterministic path design and the physical and topology constraints typical of low-latency market access environments.
  • Partner with network engineering teams and external vendors to design, validate, and operate low-latency connectivity solutions, including microwave / wireless links, with clear operational runbooks and measurable service-level objectives.
  • Own verification strategy and execution, building robust testbenches in Python/Cocotb to achieve high functional coverage, strong regression quality, and fast debug cycles.
  • Drive timing closure and performance predictability, including floorplanning, static timing analysis, CDC/RDC correctness, power optimization, and post-route validation under realistic traffic and corner conditions.
  • Serve as technical lead for a team hardware and software engineers across the program lifecycle, taking large programs from requirements through production rollout while coordinating with internal compute and networking service organizations and managing outside vendors.
  • Lead the team's adoption and scaling of AI-assisted and spec-driven workflows for FPGA development and verification, including executable specifications, spec-to-implementation traceability, AI-assisted RTL generation and refactoring, automated code review, testbench and stimulus generation, bug triage, and performance tuning, with appropriate controls for correctness, IP protection, confidentiality, and auditability.

Required qualifications, capabilities, and skills

  • Formal training or certification on software engineering concepts and 10+ years applied experience. In addition, 5+ years of experience leading technologists to manage, anticipate and solve complex technical items within your domain of expertise and more broadly across the organization
  • Strong expertise and hands-on FPGA development experience in low-latency electronic trading and HFT systems.
  • Demonstrated expertise building ultra-low latency FPGA pipelines, including end-to-end performance measurement, deterministic design techniques, and latency/throughput trade-offs.
  • Advanced verification capability using Python and Cocotb, including functional coverage, constrained/random strategies as appropriate, regression automation, and debug discipline; familiarity with SystemVerilog and UVM as complementary verification approaches.
  • Strong market data domain knowledge across ingest, processing, and distribution in production trading environments.
  • Deep understanding of networking with proven implementation and troubleshooting experience in TCP, and strong competence across UDP, IP, multicast, ARP, and PTP, including packet parsing, buffering, congestion/flow considerations, and timestamping.
  • Experience with Layer 1 switching and ultra-low latency signal distribution concepts, including deterministic path design and the physical and topology constraints typical of low-latency market access environments.
  • Hands-on experience with microwave / wireless low-latency connectivity for market access, including latency budgeting, availability and environmental considerations, link engineering trade-offs, integration with FPGA-based termination/processing, and direct collaboration with specialist vendors and carriers.

Preferred qualifications, capabilities, and skills

  • Expertise with leading FPGA vendor toolchains and devices, including high-speed transceivers and high-speed Ethernet MAC/PCS integration.
  • Host/FPGA integration experience, including PCIe, DMA, AXI, driver/firmware interfaces, and performance profiling across the full stack.
  • Familiarity with exchange connectivity protocols, including production considerations for resiliency and change management.
  • Experience with, or strong interest in, AI-assisted and spec-driven approaches to FPGA development and verification, including executable specifications, AI-assisted RTL generation and refactoring, testbench and stimulus generation, automated code review, bug triage, and performance tuning, applied with appropriate guardrails for correctness, IP protection, confidentiality, and reproducibility. The successful candidate will help build and scale this capability within the team over time; deep prior expertise is not required at hire.

ABOUT US

JPMorganChase, one of the oldest financial institutions, offers innovative financial solutions to millions of consumers, small businesses and many of the world's most prominent corporate, institutional and government clients under the J.P. Morgan and Chase brands. Our history spans over 200 years and today we are a leader in investment banking, consumer and small business banking, commercial banking, financial transaction processing and asset management.

We offer a competitive total rewards package including base salary determined based on the role, experience, skill set and location. Those in eligible roles may receive commission-based pay and/or discretionary incentive compensation, paid in the form of cash and/or forfeitable equity, awarded in recognition of individual achievements and contributions. We also offer a range of benefits and programs to meet employee needs, based on eligibility. These benefits include comprehensive health care coverage, on-site health and wellness centers, a retirement savings plan, backup childcare, tuition reimbursement, mental health support, financial coaching and more. Additional details about total compensation and benefits will be provided during the hiring process. 

We recognize that our people are our strength and the diverse talents they bring to our global workforce are directly linked to our success. We are an equal opportunity employer and place a high value on diversity and inclusion at our company. We do not discriminate on the basis of any protected attribute, including race, religion, color, national origin, gender, sexual orientation, gender identity, gender expression, age, marital or veteran status, pregnancy or disability, or any other basis protected under applicable law. We also make reasonable accommodations for applicants' and employees' religious practices and beliefs, as well as mental health or physical disability needs. Visit our FAQs for more information about requesting an accommodation.

JPMorgan Chase & Co. is an Equal Opportunity Employer, including Disability/Veterans

ABOUT THE TEAM

J.P. Morgan's Commercial & Investment Bank is a global leader across banking, markets, securities services and payments. Corporations, governments and institutions throughout the world entrust us with their business in more than 100 countries. The Commercial & Investment Bank provides strategic advice, raises capital, manages risk and extends liquidity in markets around the world.

Apply