1

Junior Mask Layout Design Engineer Jobs (NOW HIRING)

This position is best suited for a junior-mid level engineer who is hungry, humble and smart and is excited about growing his or her skillset in integrated circuit layout design and physical design.

Digital Layout Design Engineer

Austin, TX · On-site

$137K - $250K/yr

... mask design knowledge to layout corrections and robust physical design representation of circuits. Preferred Qualifications We are looking for applicants experience in custom layout design of deep ...

Digital Layout Design Engineer

Austin, TX · On-site

$166K - $296K/yr

... mask design knowledge to layout corrections and robust physical design representation of circuits. Preferred Qualifications We are looking for applicants experience in custom layout design of deep ...

Digital Layout Design Engineer

Austin, TX · On-site

$166K - $296K/yr

... mask design knowledge to layout corrections and robust physical design representation of circuits. Preferred Qualifications We are looking for applicants experience in custom layout design of deep ...

Digital Layout Design Engineer

Austin, TX · On-site

$137K - $250K/yr

... mask design knowledge to layout corrections and robust physical design representation of circuits. Preferred Qualifications We are looking for applicants experience in custom layout design of deep ...

... mask design knowledge to layout corrections and robust physical design representation of circuits. Preferred Qualifications We are looking for applicants experience in custom layout design of deep ...

Digital Layout Design Engineer

Austin, TX · On-site

$137K - $250K/yr

... mask design knowledge to layout corrections and robust physical design representation of circuits. Preferred Qualifications We are looking for applicants experience in custom layout design of deep ...

Digital Layout Design Engineer

Austin, TX · On-site

$166K - $296K/yr

... mask design knowledge to layout corrections and robust physical design representation of circuits. Preferred Qualifications We are looking for applicants experience in custom layout design of deep ...

The Role In this role, you will work closely with design engineering to complete the layout and verification of high-performance mixed-signal CMOS Integrated Circuits using Cadence Virtuoso XL and ...

Job Title: Analog Layout Design Engineer Job location: Santa Clara, CA, 95054 Job Duration: 3 ... Utilizing advanced CAD tools and mask design knowledge to deliver correct and robust layout that ...

Senior Mask Layout Engineer

Bothell, WA · On-site

$126K - $166K/yr

As a Senior Mask Layout Engineer, you'll be part of a cross-functional team whose mission is to ... You will also have the opportunity to work closely with the photonic and ion trap design and ...

SiP Layout Design Engineer

Wilmington, MA · On-site

$116K - $160K/yr

We are looking for an experienced and detail-oriented SiP layout design engineer with strong expertise in laminate and PCB layout design for advanced semiconductor packaging applications. This role ...

New

Showing results 41-60

Junior Mask Layout Design Engineer information

See salary details

$33.5K

$71.8K

$109.5K

How much do junior mask layout design engineer jobs pay per year?

As of Sep 4, 2026, the average yearly pay for junior mask layout design engineer in the United States is $71,799.00, according to ZipRecruiter salary data. Most workers in this role earn between $48,500.00 and $80,000.00 per year, depending on experience, location, and employer.
More about Junior Mask Layout Design Engineer jobs

What cities are hiring for Junior Mask Layout Design Engineer jobs?

Cities with the most Junior Mask Layout Design Engineer job openings:

What are the most commonly searched types of Mask Layout Design Engineer jobs?

The most popular types of Mask Layout Design Engineer jobs are:

What states have the most Junior Mask Layout Design Engineer jobs?

States with the most job openings for Junior Mask Layout Design Engineer jobs include:

IC Layout Design Engineer

IC Enable

Richardson, TX • Hybrid

Full-time

Medical, Dental, Vision, Retirement

Re-posted 24 days ago


Key responsibilities

  • Lay out sensitive RF, Analog, and Mixed Signal circuits conforming to physical design verification requirements.

  • Support or perform design verification from sub-block to top-level.

  • Collaborate with team members and develop accurate layout design schedules and resource estimates.


Job description

For over 20 years IC Enable has successfully provided design IP, IC products, services, and platform solutions to demanding customers ranging from startups to Fortune 50 members. Our design and product offerings focus on high reliability, mixed-signal and digital markets while our platform solutions focus on IDM, foundry and IP providers. Now is an exciting time to join our team as we continue to change the industry through experience in technology development, full-custom ASIC / SOC and electronics development across the Semiconductor, Medical and Defense industries, including some of the most challenging fabrication processes and product applications.

Expand on your career in Integrated Circuit Layout Design with IC Enable. The team has an exciting opportunity for a IC Layout Design Engineer V to join our diverse team executing full-custom integrated circuit development with specific responsibility for driving the layout and verification on complex, high-performance circuits with applications such as PLL, HSC, AGC, SerDes, ADC/DAC, Wireless systems, and custom logic. This position is best suited for a junior-mid level engineer who is hungry, humble and smart and is excited about growing his or her skillset in integrated circuit layout design and physical design.

Job Location and Work Mode:
  • Richardson, TX (Hybrid; In Office 3 Days A Week)
  • Remote eligibility available for qualified candidates, up to managements discretion

The best fit candidate for this position will have:

  • 3-5 years experience in layout and verification tools and methodologies for RF/Analog/Mixed Signal ICs
  • 3-5 years experience in Cadence layout (Virtuoso, VXL) and Calibre verification (ERC, DRC, LVS)
  • Demonstrated success in delivering quality work product
  • FinFET or GAA preferred, but not required
  • Debugging and analytical skills with complex technical concepts
  • Experience in DFM hierarchical layout construction for efficient verification and integration
  • Must understand techniques for managing layout dependent effects i.e. IR drop, RC delay, electron-migration, self- heating and crosstalk
  • Comprehensive understanding of matching, shielding, guard rings and latch up
  • Proficiency in PERL or SKILL scripting is a plus
  • Strong verbal and written communication
  • Bachelor’s Degree in Electrical Engineering or Applicable Field

While working with our team you will be responsible for:

  • Delivering on project assignments with integrity, commitment, and excellence
  • Efficiently laying out sensitive RF, Analog and Mixed Signal circuits conforming to all physical design verification (PDV) requirements while balancing demanding area, performance, and power specifications
  • Identifying quality and reliability improvements in IC circuit and layout design
  • Supporting or performing design verification from sub-block up through top-level
  • Collaborating effectively with local and remote team members
  • Developing accurate layout design schedules and resource estimates
  • Proactively looking for continuous improvement opportunities in the flow, layout and design methodologies
At IC Enable we know that our most valuable asset is our team. We are seeking a candidate who is ready to dive in to our culture and grow with our team. We build our team around those that are humble, hungry and smart!
IC Enable benefits include Medical, Dental, Vision and Ancillary benefits, 401K Plan with Company Match program.

IC Enable is an Equal Opportunity Employer


IC Enable logo

About IC Enable

Sourced by ZipRecruiter

Industry

Semiconductor and electronic component manufacturing

Company size

51 - 200 Employees

Headquarters location

Dallas, TX, US

Year founded

2004