ZipRecruiter

Log In

1

Internship Verilog Intern Jobs (NOW HIRING)

Jane Street

Hardware Engineer (FPGA/ASIC)

New York, NY · On-site

As an intern, you are paired with full-time employees who act as mentors, collaborating with you on ... In this internship, you'll learn how we use tools to make programming faster, more pleasant, and ...

Micron

Intern - DRAM Design Engineer

Boise, ID

  • Medical

  • Dental

  • Vision

  • PTO

Familiarity with analog and digital simulation tools such as HSPICE, Verilog HDL, FINESIM, or ... internship settings. * Exposure to DRAM architecture, memory systems, or semiconductor product ...

Micron Technology

Intern - DRAM Design Engineer

Boise, ID · On-site

  • Medical

  • Dental

  • Vision

  • PTO

Familiarity with analog and digital simulation tools such as HSPICE, Verilog HDL, FINESIM, or ... internship settings. * Exposure to DRAM architecture, memory systems, or semiconductor product ...

IMC

Hardware Engineer Intern - Summer 2027

Chicago, IL · On-site

$200K/yr

  • PTO

Our 10-week internship is your chance to experience life as a Hardware Engineer at IMC. You'll have ... Must have proficient experience in Verilog, SystemVerilog, VHDL or other RTL programming ...

IMC

Hardware Engineer Intern - Summer 2027

Chicago, IL · On-site

$200K/yr

  • PTO

Our 10-week internship is your chance to experience life as a Hardware Engineer at IMC. You'll have ... Must have proficient experience in Verilog, SystemVerilog, VHDL or other RTL programming ...

Rivian

UIUC Research Park Intern - Validation

Champaign, IL

$25 - $40/hr

  • Medical

  • Retirement

  • PTO

Role Summary Internship Term: Fall 2026 Rivian internships are experiences optimized for student ... Good knowledge in FPGA design and Verilog languages * Strong analytical skills, written and verbal ...

Rivian

UIUC Research Park Intern - Validation

Champaign, IL · On-site

$25 - $40/hr

  • Medical

  • Retirement

  • PTO

Role Summary Internship Term: Fall 2026 Rivian internships are experiences optimized for student ... Good knowledge in FPGA design and Verilog languages * Strong analytical skills, written and verbal ...

Rivian

UIUC Research Park Intern - Validation

Champaign, IL · On-site

$25 - $40/hr

  • Medical

  • Retirement

  • PTO

Role Summary Internship Term: Fall 2026 Rivian internships are experiences optimized for student ... Good knowledge in FPGA design and Verilog languages * Strong analytical skills, written and verbal ...

Rivian

UIUC Research Park Intern - Validation

Champaign, IL · On-site

$25 - $40/hr

  • Medical

  • Retirement

  • PTO

Role Summary Internship Term: Fall 2026 Rivian internships are experiences optimized for student ... Good knowledge in FPGA design and Verilog languages * Strong analytical skills, written and verbal ...

Optiver

Graduate FPGA Engineer (2027 Start - Chicago)

Chicago, IL · Hybrid

$133K - $172K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

Experienced in writing hardware in VHDL, Verilog, or System Verilog * Passionate for writing clean ... Optiver has a global application re-apply policy for our intern and graduate roles. If you have ...

Optiver

Graduate FPGA Engineer (2027 Start - Austin)

Austin, TX · Hybrid

$128K - $165K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

Experienced in writing hardware in VHDL, Verilog, or System Verilog * Passionate for writing clean ... Optiver has a global application re-apply policy for our intern and graduate roles. If you have ...

previous page

Showing results 41-60

All JobsVerilog Intern JobsInternship Verilog Intern Jobs

Internship Verilog Intern information

See salary details

$11

$19

$29

How much do internship verilog intern jobs pay per hour?

As of Aug 14, 2026, the average hourly pay for internship verilog intern in the United States is $19.31, according to ZipRecruiter salary data. Most workers in this role earn between $16.11 and $20.91 per hour, depending on experience, location, and employer.

What is the difference between Internship Verilog Intern vs Hardware Engineering Intern?

AspectInternship Verilog InternHardware Engineering Intern
Required SkillsVerilog, digital design, HDLHardware design, digital electronics, HDL
Work EnvironmentDesign teams, labs, FPGA/ASIC projectsHardware labs, design teams, testing environments
Industry UsageSemiconductor, electronics, FPGA/ASIC companiesElectronics, semiconductor, consumer devices

The Internship Verilog Intern typically focuses on digital design using Verilog HDL, working on FPGA or ASIC projects within electronics companies. The Hardware Engineering Intern has a broader scope, involving hardware design, testing, and integration. Both roles require knowledge of digital electronics and HDL, but the Verilog Intern specializes more in HDL coding, while the Hardware Intern may engage in more hardware assembly and testing tasks.

More about Internship Verilog Intern jobs

What cities are hiring for Internship Verilog Intern jobs?

Cities with the most Internship Verilog Intern job openings:

What states have the most Internship Verilog Intern jobs?

States with the most job openings for Internship Verilog Intern jobs include:

What job categories do people searching Internship Verilog Intern jobs look for?

The top searched job categories for Internship Verilog Intern jobs are:

Internship Verilog Intern jobs near you
Infographic showing various Internship Verilog Intern job openings in the United States as of August 2026, with employment types broken down into 40% Internship, and 60% Full Time. Highlights an 90% In-person, and 10% Remote job distribution, with an average salary of $40,174 per year, or $19.3 per hour.

Analog and Mixed-Signal IC Design Engineer Intern

Neuralink

South San Francisco, CA

$35/hr

Internship

Re-posted 26 days ago

Job description

Team Description:

The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future. To accelerate our pathway to human ready brain-computer interfaces, you will have the opportunity to partner with our electrical, microfabrication, chip designers, neuro and mechanical engineers.

Job Responsibilities:

We are looking for Analog and Mixed-Signal IC Design Engineer Interns who are interested in architecting and implementing innovative solutions with high energy-efficiency and compact silicon footprint and who thrive with the autonomy to propose creative approaches to problems. 

Neuralink strives to be, as much as possible, a meritocratic environment: we require honest and transparent communication to ensure the best ideas win out, and we believe the best solutions emerge and the best teams are created when you assemble high-performing individuals with different skill sets and perspectives, and allow them to engage in rigorous and thoughtful inquiry. We want to work with exceptional people, and, to the extent that you excel, we want you to take on more responsibility and help all of us succeed. If this speaks to you, come join us.

The Analog and Mixed-Signal IC Design Engineer Intern will be responsible for analog and mixed-signal chip design, from circuit design to layout and verification. 

  • Define and implement innovative and optimal analog and mixed signal circuit architectures and transistor-level circuit solutions to achieve a variety of challenging noise, mismatch, distortion, power consumption, and cost requirements
  • Defines verification plan for a portion of IP or chip and runs complex simulations and analyses (e.g., power, performance, linearity, yield) on designs
  • Designs, programs, and runs complex tests and reviews tests of other team members; ensures bugs and other issues are identified and appropriately analyzed

Key Qualifications:

  • Minimum 1 years of experience in analog/mixed-signal integrated CMOS circuit design for a specific area (e.g., delta-sigma ADC, SAR ADC, DAC, VCO, PLL, DLL, Audio CODEC and Class D audio amplifier, high speed PHY & SERDES) with a successful track record of silicon validation
  • Minimum 3 months experience of application of technical skills outside of the classroom (examples: laboratory, research, extracurricular project teams, open source contributions, volunteering, personal projects or prior internship/work experience)
  • The ideal candidates are people who get excited about building things, are highly analytical, and enjoy tackling new problems regularly

Preferred Qualifications:

  • Skills in scripting and automation for complex simulation scenarios
  • Experience in lab testing of high-precision analog and mixed-signal ICs
  • Functional modeling experience and logic verification with Verilog AMS and SystemVerilog
  • Experience in design and layout with advanced CMOS FinFET technologies
  • Experience with design for high-volume production

Pay Transparency:

Based on California law, the following details are for California individuals only:

California Hourly Rate:

$35/hr USD

Apply