ZipRecruiter

Log In

1

Internship Sram Circuit Design Jobs (NOW HIRING)

Intel

Memory Circuit Design Engineer

Santa Clara, CA

... internships or full-time employment Or a PhD in Electrical Engineering, Computer Engineering ... Design, characterization, and verification of custom memory circuits such as SRAM, Register Files ...

Intel

Memory Circuit Design Engineer

Phoenix, AZ

... internships or full-time employment Or a PhD in Electrical Engineering, Computer Engineering ... Design, characterization, and verification of custom memory circuits such as SRAM, Register Files ...

Intel

Memory Circuit Design Engineer

Hillsboro, OR · On-site

... internships or full-time employment Or a PhD in Electrical Engineering, Computer Engineering ... Design, characterization, and verification of custom memory circuits such as SRAM, Register Files ...

Microsoft

Principal Circuit Design Engineer

Raleigh, NC · On-site

$188K - $304K/yr

We are looking for a Principal Circuit Design Engineer with a passion for envisioning and creating ... Responsibilities * Collaborate with SoC designers to develop Memory SRAM and Register file ...

Intel

CPU Circuit Design Engineer

Austin, TX

$141K - $269K/yr

... internship experiences. Minimum Qualifications: Bachelors & 6+ years or Masters & 4+ years in ... In-depth circuit design knowledge and ability to make PPA tradeoff decisions. * In-depth STA ...

Resource Point LLC

Memory Design Engineer

Troy, MI · On-site

Good understanding of SRAM architecture, Critical Path Modelling, Full Cut Analysis and Monte Carlo Simulations. * Exposure to full embedded memory design flow: Architecture, circuit design, physical ...

Intel Corporation

CPU Circuit Design Engineer

Austin, TX · On-site

$141K - $269K/yr

... internship experiences. Minimum Qualifications: Bachelors & 6+ years or Masters & 4+ years in ... In-depth circuit design knowledge and ability to make PPA tradeoff decisions. * In-depth STA ...

Intel Corporation

CPU Circuit Design Engineer

Austin, TX · On-site

$91K - $172K/yr

This also includes course/internship experience: * Complementary MOS (CMOS) circuits design * Digital logic and optimization * Circuit design trade-offs for power, performance and area * Memory ...

Intel

CPU Circuit Design Engineer

Austin, TX · On-site

$91K - $172K/yr

This also includes course/internship experience: * Complementary MOS (CMOS) circuits design * Digital logic and optimization * Circuit design trade-offs for power, performance and area * Memory ...

Nvidia

Senior Circuit Design Engineer

Santa Clara, CA

$122K - $168K/yr

We are now hiring for a Senior Circuit Design Engineer for Standard Cell and/or ROM. NVIDIA has ... SRAM. * Strong proficiency in scripting language, such as, Perl, Tcl, Make, and automation methods ...

previous pagenext page

Showing results 21-40

All JobsSram Circuit Design JobsInternship Sram Circuit Design Jobs

Internship Sram Circuit Design information

See salary details

$9

$19

$36

How much do internship sram circuit design jobs pay per hour?

As of Jul 28, 2026, the average hourly pay for internship sram circuit design in the United States is $19.38, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $21.63 per hour, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as an Internship SRAM Circuit Design Engineer, and why are they important?

To thrive in an Internship SRAM Circuit Design role, you need a solid understanding of CMOS fundamentals, digital circuit design, and a background in electrical or electronics engineering, typically pursuing or holding a relevant degree. Familiarity with EDA tools like Cadence or Synopsys, circuit simulation software (e.g., SPICE), and knowledge of Verilog or VHDL is usually required. Strong analytical thinking, attention to detail, and effective teamwork skills help interns collaborate and troubleshoot complex design issues. These skills are crucial for ensuring accurate, efficient SRAM designs and contributing meaningfully to innovative hardware development projects.

What types of projects and tasks can I expect to work on during an SRAM Circuit Design internship?

As an SRAM Circuit Design intern, you will typically assist with designing and simulating static random-access memory (SRAM) circuits under the guidance of experienced engineers. Your daily tasks may include schematic capture, layout design, running simulations for performance and reliability, and analyzing test results. You will often collaborate closely with both analog and digital design teams, learning industry-standard EDA tools and contributing to real project milestones. This hands-on experience provides valuable insight into the full chip development cycle and can open doors to future roles in semiconductor design.

What are Internship SRAM Circuit Design positions?

Internship SRAM Circuit Design positions are temporary roles for students or recent graduates to gain hands-on experience in designing Static Random-Access Memory (SRAM) circuits. These internships typically involve assisting with the schematic design, layout, simulation, and verification of SRAM cells and arrays used in integrated circuits. Interns work closely with experienced engineers, learning about semiconductor processes, circuit optimization, and industry-standard electronic design automation (EDA) tools. These roles are ideal for those studying electrical or computer engineering and looking to start a career in hardware or semiconductor design.
More about Internship Sram Circuit Design jobs
What cities are hiring for Internship Sram Circuit Design jobs? Cities with the most Internship Sram Circuit Design job openings:
What are the most commonly searched types of Sram Circuit Design jobs? The most popular types of Sram Circuit Design jobs are:
What states have the most Internship Sram Circuit Design jobs? States with the most job openings for Internship Sram Circuit Design jobs include:
What job categories do people searching Internship Sram Circuit Design jobs look for? The top searched job categories for Internship Sram Circuit Design jobs are:
Internship Sram Circuit Design jobs near you
Infographic showing various Internship Sram Circuit Design job openings in the United States as of July 2026, with employment types broken down into 100% Part Time. Highlights an 100% In-person job distribution, with an average salary of $40,304 per year, or $19.4 per hour.
Memory Circuit Design Engineer

Memory Circuit Design Engineer

Intel

Santa Clara, CA

Full-time

Medical, Retirement, PTO

Posted 4 days ago

Intel rating

8.7

Company rating: 8.7 out of 10

Based on 147 frontline employees who took The Breakroom Quiz

19th of 156 rated electronics manufacturers

Job description

Job Details:Job Description: 

The world is transforming - and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives. Come join us and do something wonderful.

The Advanced Design (AD) team is part of Intel's larger Design Technology Platform (DTP) Organization and is focused on pathfinding and development of advanced memory technology. These circuits enable best-in-class memory collateral, IP and innovative product design across all generations of Intel process technology. At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the marketplace. Your work will directly enable Intel's internal and external customers to get to the market faster with products that include high-performance, high-density, low-power memory at the leading edge of the technology curve and implemented in Intel's advanced CMOS process technologies.

You will be partnering with and leveraging domain experts across various areas of technology development, EDA vendors and product design teams to develop and deliver high-quality industry-leading memory technology collaterals and to drive circuit innovations that enable next generation high-performance, high-density, low-power embedded memory designs on Intel advanced CMOS process technologies. In this position your responsibilities will include, but may not be limited to:

  • Memory pathfinding activities and power, performance and area (PPA) optimization through design technology co-optimization (DTCO) and product design enablement.
  • Memory bit-cell and complex periphery IC layout and automation.
  • Memory array/IP design, memory circuit innovation, test-chip design.
  • Pre-Si verification, post-Si validation and debugging to enable yield and parametric tracking/ramp.
Qualifications:

You must possess the minimum qualifications listed below to interview for this position. Preferred qualifications are not required but may work to your advantage during the interview process.
Minimum Qualifications:
Master degree in Electrical Engineering, Computer Engineering, Electrical and Computer Engineering, or a related discipline, including 4+ years of professional experience gained through either internships or full-time employment Or a PhD in Electrical Engineering, Computer Engineering, Electrical and Computer Engineering, or a related discipline.
Technical Experience:

  • Design, characterization, and verification of custom memory circuits such as SRAM, Register Files or ROM.
  • Design trade-offs between power, performance, and area (PPA).
  • Custom digital circuit design, simulation, layout design, and verification.
  • Knowledge of EDA tools used for custom digital and memory circuit design.

Preferred Qualifications:

  • PhD with 1-2 years of professional experience gained through either internships or full-time employment.
  • Design technology co-optimization (DTCO).
  • Post-Si validation experience.
  • Knowledge of the CMOS ASIC design flow.
Job Type:Experienced HireShift:Shift 1 (United States of America)Primary Location: US, Oregon, HillsboroAdditional Locations:US, Arizona, Phoenix, US, California, Santa Clara, US, Texas, AustinBusiness group:Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth.Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $122,440.00-232,190.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

What Intel employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Intel logo

About Intel

Sourced by ZipRecruiter

Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore's Law to bring smart, connected devices to every person on Earth

Industry

Manufacturing

Company size

10,000+ Employees

Headquarters location

Santa Clara, CA, US

Year founded

1968

View All Intel Jobs

Apply