1

Internship Asic Rtl Design Engineer Jobs in Kansas

FPGA Design Engineer

Lenexa, KS · On-site

$112K - $154K/yr

Develop RTL and support simulation, synthesis, place and route, timing closure, hardware ... Computer Engineering, or a related technical field. * 8+ years of professional FPGA design and ...

FPGA Design Engineer

Lenexa, KS · On-site

$112K - $154K/yr

Develop RTL and support simulation, synthesis, place and route, timing closure, hardware ... Computer Engineering, or a related technical field. * 8+ years of professional FPGA design and ...

FPGA Design Engineer

Lenexa, KS · On-site

$112K - $154K/yr

Develop RTL and support simulation, synthesis, place and route, timing closure, hardware ... Computer Engineering, or a related technical field. * 8+ years of professional FPGA design and ...

RTL/VHDL experience is a plus. * Experience with high-speed interfaces such as SPI, I2C, CAN, USB ... Familiarity with power design and embedded system integration. * Power electronics, motor control ...

RTL/VHDL experience is a plus. * Experience with high-speed interfaces such as SPI, I2C, CAN, USB ... Familiarity with power design and embedded system integration. * Power electronics, motor control ...

RTL/VHDL experience is a plus. * Experience with high-speed interfaces such as SPI, I2C, CAN, USB ... Familiarity with power design and embedded system integration. * Power electronics, motor control ...

Machine Design Engineer

Salina, KS · On-site

$72K - $97K/yr

Job experience or internships related to job field * Strong technical base in 3D CAD and engineering fundamentals * Willingness to travel * Able to work 45-hour work week Benefits * 401(k) * Health ...

Machine Design Engineer

Salina, KS · On-site

$72K - $97K/yr

Job experience or internships related to job field * Strong technical base in 3D CAD and engineering fundamentals * Willingness to travel * Able to work 45-hour work week Benefits * 401(k) * Health ...

Bridge Design Engineer

Kansas City, KS · On-site

$78K - $105K/yr

Previous internship or professional experience within transportation or bridge-specific design sectors. _____ About Professional Engineering Consultants (PEC) Founded in 1965, Professional ...

Bridge Design Engineer

Kansas City, KS · On-site

$78K - $105K/yr

Previous internship or professional experience within transportation or bridge-specific design sectors. About Professional Engineering Consultants (PEC) Founded in 1965, Professional Engineering ...

next page

Showing results 1-20

Internship Asic Rtl Design Engineer information

What does an internship ASIC RTL design engineer do?

As an ASIC RTL Design Engineering intern, you'll typically work on tasks such as writing and verifying RTL code using languages like Verilog or VHDL, assisting with simulation and debugging, and collaborating closely with senior engineers on real design blocks. Interns often participate in design reviews, update documentation, and may get hands-on experience with synthesis and timing analysis tools. This role is highly collaborative and provides exposure to the complete ASIC development cycle, making it an excellent opportunity to build foundational skills and gain insight into industry-standard methodologies.

What are the key skills and qualifications needed to thrive as an internship ASIC RTL design engineer?

To thrive as an Internship ASIC RTL Design Engineer, you need a solid understanding of digital logic design, computer architecture, and proficiency in HDL languages like Verilog or VHDL, typically supported by coursework in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys, Cadence, or Mentor Graphics, and simulation environments is highly valuable. Strong analytical thinking, attention to detail, and effective communication skills help interns collaborate with teams and learn quickly in a fast-paced environment. These skills and qualities are essential for contributing to complex chip design projects and ensuring accuracy and efficiency in RTL development.

What is an internship ASIC RTL design engineer?

An Internship ASIC RTL (Register Transfer Level) Design Engineer is a student or recent graduate who assists in designing and developing digital integrated circuits (ICs) using hardware description languages like Verilog or VHDL. They work under the guidance of senior engineers to create, simulate, and verify RTL code for ASIC (Application Specific Integrated Circuit) projects. The role provides hands-on experience with the chip design process, including synthesis, timing analysis, and verification. Interns gain valuable exposure to industry-standard tools and methodologies, helping them prepare for a full-time engineering career.

What is the difference between Internship Asic Rtl Design Engineer vs Asic Verification Engineer?

AspectInternship Asic Rtl Design EngineerAsic Verification Engineer
CredentialsTypically pursuing or recently completed a degree in Electrical Engineering or Computer EngineeringSimilar educational background, often with additional coursework in verification methodologies
Work EnvironmentInternship setting, supervised, focused on learning and assisting in RTL design tasksFull-time role, focused on testing and verifying RTL designs
Industry UsageUsed in semiconductor and chip design companies during early career stagesCommon in companies developing complex integrated circuits and chips

The Internship Asic Rtl Design Engineer focuses on assisting in RTL design tasks during an internship, emphasizing learning and support. In contrast, the Asic Verification Engineer is responsible for verifying RTL designs to ensure functionality. Both roles require similar educational backgrounds but differ in responsibilities and work environment, with verification roles being more advanced and permanent.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Kansas? The most popular types of Asic Rtl Design Engineer jobs in Kansas are:
What are popular job titles related to Internship Asic Rtl Design Engineer jobs in Kansas? For Internship Asic Rtl Design Engineer jobs in Kansas, the most frequently searched job titles are:
What job categories do people searching Internship Asic Rtl Design Engineer jobs in Kansas look for? The top searched job categories for Internship Asic Rtl Design Engineer jobs in Kansas are:
What cities in Kansas are hiring for Internship Asic Rtl Design Engineer jobs? Cities in Kansas with the most Internship Asic Rtl Design Engineer job openings:
Infographic showing various Internship Asic Rtl Design Engineer job openings in Kansas as of July 2026, with employment types broken down into 73% Full Time, and 27% Contract. Highlights an 74% In-person, and 26% Remote job distribution.

FPGA Design Engineer

GuideTech LLC

Lenexa, KS • On-site

$112K - $154K/yr

Full-time

Re-posted 13 days ago


Job description

Description

Location: Lenexa, KS


GuideTech, a subsidiary of Palladyne AI (NASDAQ: PDYN), builds high-performance avionics and autonomy software for aerospace, space, and defense systems. We support a wide array of vehicles, from small multi-rotors and heavy lift UAVs to unmanned fighter jets, launch vehicles, spacecraft, re-entry vehicles, missiles, and counter-UAS interceptors. Our culture is grounded in trust, integrity, and a shared commitment to meaningful work.


Position Summary

We're seeking an experienced FPGA Design Engineer to develop FPGA solutions for next-generation avionics systems. In this role, you'll work on mission-critical aerospace and defense technologies, collaborating with hardware, software, systems, and test engineering teams to bring FPGA designs from concept through hardware validation.


What You'll Do

  • Design and implement FPGA solutions using VHDL.
  • Develop RTL and support simulation, synthesis, place and route, timing closure, hardware verification, and implementation.
  • Collaborate with cross-functional engineering teams to integrate FPGA designs into avionics hardware.
  • Support board bring-up, debugging, and hardware validation.
  • Participate in design reviews and technical documentation.

Requirements

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical field.
  • 8+ years of professional FPGA design and development experience.
  • Strong RTL design experience using VHDL.
  • Experience with the complete FPGA development lifecycle, including RTL design, simulation, synthesis, place and route, timing closure, implementation, and hardware verification.
  • Experience developing FPGA solutions using AMD/Xilinx devices and the Vivado tool suite.
  • Strong understanding of digital logic design, hardware architecture, and hardware/software interaction.
  • Ability to read and understand electrical schematics.
  • Experience using laboratory equipment, including oscilloscopes, spectrum analyzers, signal sources, and power supplies.
  • Strong verbal and written communication skills with the ability to collaborate across multidisciplinary engineering teams.
  • Experience with Git, ModelSim/QuestaSim, and scripting languages such as Python, Perl, or Ruby.

Work Authorization & Clearance

This position requires the ability to work in the United States without current or future sponsorship.

Depending on the nature of the work, the ability to obtain and maintain a U.S. security clearance may be required. Candidates may be asked to provide additional information relevant to clearance eligibility in accordance with applicable laws and regulations.


Work Environment

This role is based onsite in Lenexa, KS and may involve working in both an office and light production environment. Responsibilities may include occasional standing, lifting, and handling of equipment or materials.


The Fine Print

No 3rd party candidates will be accepted

It is Palladyne AI's policy to provide equal employment opportunity (EEO) to all persons regardless of race, color, religion, sex, national origin, age, sexual orientation, gender identity, genetic information, physical or mental disability, protected veteran status, or any other characteristic protected by federal, state/provincial, local law.