ZipRecruiter

Log In

1

Intern Soc Design Engineer Jobs in Arizona (NOW HIRING)

Intel

CPU RTL Design Engineer

Phoenix, AZ

$141K - $269K/yr

As a CPU Logic Design Engineer, you will play a critical role in designing and optimizing the logic ... Collaborate with SoC customers to ensure seamless integration and high-quality performance of the ...

Intel

Senior Analog Design Engineer

Phoenix, AZ · On-site

$200K/yr

... teams, and SOC partners. Drive design reviews and ensure adherence to design methodologies ... The position also involves providing guidance to layout engineers and mentoring junior analog ...

Intel Corporation

Senior Analog Design Engineer

Phoenix, AZ · On-site

$200K/yr

... and SOC partners. • Drive design reviews and ensure adherence to design methodologies. • ... The position also involves providing guidance to layout engineers and mentoring junior analog ...

AeroSpec Inc

Mechanical Engineering Intern

Chandler, AZ · On-site

$18.50 - $25/hr

If so, the Mechanical Engineering Intern position may be the perfect fit for you! AeroSpec, Inc. is ... AeroSpec is a leader in design-engineer-build solutions for manufacturing. Our team creates custom ...

AeroSpec Inc

Mechanical Engineering Intern

Chandler, AZ · On-site

$18.50 - $25/hr

If so, the Mechanical Engineering Intern position may be the perfect fit for you! AeroSpec, Inc. is ... AeroSpec is a leader in design-engineer-build solutions for manufacturing. Our team creates custom ...

ARM

SoC Interconnect Technology Team Lead

Chandler, AZ · Hybrid

$242K - $314K/yr

... engineers. * Contribute to roadmap planning for next-generation SoC interconnect technologies. Required Qualifications * 15+ years of experience in SoC architecture/design, with a focus on ...

previous pagenext page

Showing results 21-40

All JobsIntern Soc Design Engineer JobsIntern Soc Design Engineer Jobs in Arizona

Intern Soc Design Engineer information

What is the difference between Intern Soc Design Engineer vs Intern Hardware Design Engineer?

AspectIntern Soc Design EngineerIntern Hardware Design Engineer
Required SkillsDigital/analog circuit design, FPGA, PCB layout, scriptingCircuit schematic, PCB design, component selection, testing
Work EnvironmentSemiconductor companies, electronics firms, R&D labsConsumer electronics, industrial equipment, R&D teams
Common UsageFocus on system-on-chip (SoC) architecture and integrationFocus on hardware components and circuit implementation

Intern Soc Design Engineers typically work on integrated circuit architecture and system integration, while Intern Hardware Design Engineers focus on designing and testing physical hardware components. Both roles involve electronics fundamentals but differ in scope and specific technical skills.

What cities in Arizona are hiring for Intern Soc Design Engineer jobs? Cities in Arizona with the most Intern Soc Design Engineer job openings:
Intern Soc Design Engineer jobs near you

Technical Staff Engineer - Design

Microchip Technology

Chandler, AZ • On-site

Full-time

Re-posted 20 days ago

Microchip Technology rating

8.0

Company rating: 8.0 out of 10

Based on 33 frontline employees who took The Breakroom Quiz

57th of 156 rated electronics manufacturers

Job description

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.
People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip's nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it's won us countless awards for diversity and workplace excellence.
Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.
Visit our careers page to see what exciting opportunities and company perks await!
Job Description:
The successful candidate will join the rapidly growing Data Center Solutions (DCS) business unit at Microchip. DCS has a broad portfolio of products widely deployed by the industry's cutting-edge server/storage OEMs and hyperscale datacenters. Customers deploy DCS solutions into applications ranging from Big Data capacity storage to artificial intelligence and machine learning that are helping to shape the next digital age. Our product portfolio includes SAS/PCIe/NVMe/CXL products that connect, manage, and secure the world's information, including Flash Controllers, High Performance Switches, RAID Controllers and Memory Controllers. Join a team where you can expand your skill set and drive key elements of the industry's technology leadership.
An opening exists for Tech Staff Design Engineer with an interest in developing the next generation of storage and memory controller SoC products. This will involve taking a design from initial concept through to production. Throughout you will work beside experienced engineers and be exposed to Microchip's Best-In-Class engineering practices. Working side-by-side with some of the brightest minds and most innovative people in the industry, you won't just fill a position, you will be given an opportunity to work on a team where your contributions matter. Microchip fosters continuous learning in a challenging and rewarding environment. If this sounds like the kind of environment you'd like to participate in, we'd like to hear from you!
As a Staff Design Engineer, your job will entail the following:
  • Own design planning and construction of pad rings, bump patterns, ensuring alignment with package and system-level constraints.
  • Develop, implement, and maintain IO connectivity, pad ring definitions, and bump pattern designs throughout the design cycle.
  • Generate and validate physical design handoff deliverables including pad ring DEF files, Verilog netlists, bump maps, and associated implementation data for downstream teams.
  • Ensure IO and pad ring designs comply with design standards, package constraints, and implementation best practices.
  • Collaborate with Architecture, Product Design, Internal IP Packaging, Implementation, Product Engineering, Technology Development, and Foundry teams to align on IO/package requirements and resolve technical issues.
  • Support Verification, Emulation, ASIC validation, and silicon debug efforts by analyzing IO-related issues and driving design improvements.

Requirements/Qualifications:
  • B.S degree in electrical engineering with 12+ years related experience.
  • Hands-on experience with pad ring planning, IO cell placement, and bump map/pattern definition for advanced SoC designs.
  • Knowledge of IO library cells, IO standards, and PHY-level IO interfaces (SerDes, DDR, PCIe, CXL).
  • Experience with IO planning and implementation EDA tools (e.g., Orbit IO, ISP or equivalent); specific tool experience is valuable but not mandatory.
  • Experience generating and validating IO connectivity deliverables (pad ring DEF, IO netlist, bump assignment) for physical design hand-off).
  • Understanding of Foundation and Hard IP related views including RTL, lef and liberty
  • Working proficiency in flow automation and scripting using tcl and/or python
  • Excellent analytical, communication (written and verbal), and documentation skills.

Preferred qualifications:
  • M.S degree in electrical engineering
  • Basic understanding of DFT methodologies mainly JTAG/Boundary Scan (IEEE 1149.1) architecture and TAP controller operation for including post-silicon bring-up and debug flows for SoC IO validation
  • Exposure to RTL compilation and Synthesis flow including understanding of Verilog/System Verilog is desirable
  • Working knowledge of Industry standard Project management, versioning and tracking tools e.g. SVN, JIRA.

Travel Time:
0% - 25%
Physical Attributes:
Hearing, Seeing, Talking, Works Alone, Works Around Others
Physical Requirements:
80% sitting, 10% standing, 10% walking, 100% inside
Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.
For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.
To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.

What Microchip Technology employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Apply