Work closely with the Design Engineers, DV Engineers, Emulation Engineers in supporting them with ... Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual ...
Work closely with the Design Engineers, DV Engineers, Emulation Engineers in supporting them with ... Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual ...
Work closely with the Design Engineers, DV Engineers, Emulation Engineers in supporting them with ... Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual ...
Work closely with the Design Engineers, DV Engineers, Emulation Engineers in supporting them with ... Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual ...
ASIC Engineer, Design Verification
Austin, TX · On-site +1
$178K/yr
Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams ... Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual ...
ASIC Engineer, Design Verification
Austin, TX · On-site +1
$178K/yr
Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams ... Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual ...
Along with traditional simulation, you will be using other approaches like Formal and Emulation to ... Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual ...
Along with traditional simulation, you will be using other approaches like Formal and Emulation to ... Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual ...
ASIC Engineer, Power Management Design Verification
Austin, TX · On-site +1
$178K/yr
Collaborate with cross-functional teams like Design, Model, Emulation, and silicon validation teams ... Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual ...
ASIC Engineer, Power Management Design Verification
Austin, TX · On-site +1
$178K/yr
Collaborate with cross-functional teams like Design, Model, Emulation, and silicon validation teams ... Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual ...
Hourly Emulation Engineer information
What is the difference between Hourly Emulation Engineer vs Hardware Test Engineer?
| Aspect | Hourly Emulation Engineer | Hardware Test Engineer |
|---|---|---|
| Required Credentials | Bachelor's in Electrical Engineering or related; experience with emulation tools | Bachelor's in Electrical Engineering or related; experience with hardware testing |
| Work Environment | Design labs, emulation platforms, simulation environments | Manufacturing floors, testing labs, hardware validation setups |
| Employer & Industry Usage | Semiconductor, electronics design companies, chip manufacturers | Electronics manufacturing, consumer electronics, hardware development |
| Common Search & Comparison | Yes, often compared for hardware validation roles | Yes, similar in hardware testing focus |
Hourly Emulation Engineers focus on developing and validating hardware designs using emulation tools, while Hardware Test Engineers primarily perform physical testing and validation of hardware products. Both roles require technical expertise in electronics, but differ in their methods and environments.

Meta rating
7.8
Based on 45 frontline employees who took The Breakroom Quiz
135th of 241 rated software companies
Job description
ASIC Engineer, Implementation - Timing Responsibilities:
- Develop Timing Constraints for RTL-Synthesis and PrimeTime-STA for the blocks and the top-level including SOC. Analyze the inter-block timing and come up with IO budgets for the various partition blocks
- Develop SOC Timing Full chip Flat & Hierarchical Constraints for Functional & DFT Modes
- Perform STA for full chip and Physical partition blocks using PrimeTime
- Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power
- Developing Automation scripts and Methodology for all FE-tools including ( Synthesis, STA)
- Work closely with the Design Engineers, DV Engineers, Emulation Engineers in supporting them with the handoff tasks
- Interact with Physical Design Engineers and provide them with timing/congestion feedback
Minimum Qualifications:
- Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
- Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
- 6+ years of experience with Timing Analysis
- Experience with developing full chip flat & hierarchical timing constraints
- Experience with AOCV/POCV timing analysis , SI noise analysis
- Experience with running Static Timing Analysis for full chip using DMSA
- Knowledge of front-end and back-end ASIC flows
- Experience with communicating across functional internal teams and vendors
Preferred Qualifications:
- Experience with SOC Design Integration & Front End Implementation
- Experience with Back End PD tools such as Fusion Compiler, Innovus
- Experience with Front End Synthesis tools such as Design Compiler, Genus
About Meta:
Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.
Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.
$146,000/year to $209,000/year + bonus + equity + benefits
Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.
About Meta
Sourced by ZipRecruiter
Industry
Internet and it, media and telecom and software development
Company size
10,000+ Employees
Headquarters location
Menlo Park, CA, US